{"id":"https://openalex.org/W7106101353","doi":"https://doi.org/10.1109/iccad66269.2025.11240683","title":"Closing the Gap: Advantages of Block-Level over Gate-Level in 3D IC Design for Advanced Nodes","display_name":"Closing the Gap: Advantages of Block-Level over Gate-Level in 3D IC Design for Advanced Nodes","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W7106101353","doi":"https://doi.org/10.1109/iccad66269.2025.11240683"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Min Gyu Park","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Min Gyu Park","raw_affiliation_strings":["University of Southern California,Los Angeles,USA"],"affiliations":[{"raw_affiliation_string":"University of Southern California,Los Angeles,USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Pruek Vanna-Iampikul","orcid":null},"institutions":[{"id":"https://openalex.org/I129488602","display_name":"Burapha University","ror":"https://ror.org/01ff74m36","country_code":"TH","type":"education","lineage":["https://openalex.org/I129488602"]}],"countries":["TH"],"is_corresponding":false,"raw_author_name":"Pruek Vanna-Iampikul","raw_affiliation_strings":["Burapha University,Chonburi,Thailand"],"affiliations":[{"raw_affiliation_string":"Burapha University,Chonburi,Thailand","institution_ids":["https://openalex.org/I129488602"]}]},{"author_position":"last","author":{"id":null,"display_name":"Sung Kyu Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["University of Southern California,Los Angeles,USA"],"affiliations":[{"raw_affiliation_string":"University of Southern California,Los Angeles,USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.51437976,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9164000153541565,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9164000153541565,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0406000018119812,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.006599999964237213,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.6984999775886536},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5672000050544739},{"id":"https://openalex.org/keywords/closing","display_name":"Closing (real estate)","score":0.5479000210762024},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.46650001406669617},{"id":"https://openalex.org/keywords/public-records","display_name":"Public records","score":0.42809998989105225},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.39660000801086426},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.37779998779296875},{"id":"https://openalex.org/keywords/hybrid-system","display_name":"Hybrid system","score":0.3747999966144562},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.37040001153945923},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.36730000376701355}],"concepts":[{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.6984999775886536},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5672000050544739},{"id":"https://openalex.org/C2778775528","wikidata":"https://www.wikidata.org/wiki/Q5135432","display_name":"Closing (real estate)","level":2,"score":0.5479000210762024},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.46650001406669617},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4528999924659729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45249998569488525},{"id":"https://openalex.org/C512564126","wikidata":"https://www.wikidata.org/wiki/Q7257959","display_name":"Public records","level":2,"score":0.42809998989105225},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.39660000801086426},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.37779998779296875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3774999976158142},{"id":"https://openalex.org/C50897621","wikidata":"https://www.wikidata.org/wiki/Q2665508","display_name":"Hybrid system","level":2,"score":0.3747999966144562},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.37040001153945923},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.36730000376701355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3546000123023987},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3508000075817108},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.34880000352859497},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.3334999978542328},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.32409998774528503},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3206000030040741},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3172999918460846},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.31189998984336853},{"id":"https://openalex.org/C69738904","wikidata":"https://www.wikidata.org/wiki/Q11693","display_name":"Bond","level":2,"score":0.30480000376701355},{"id":"https://openalex.org/C3019308078","wikidata":"https://www.wikidata.org/wiki/Q229367","display_name":"3d printed","level":2,"score":0.29820001125335693},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2919999957084656},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.28999999165534973},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.2863999903202057},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.28619998693466187},{"id":"https://openalex.org/C524769229","wikidata":"https://www.wikidata.org/wiki/Q229367","display_name":"3D printing","level":2,"score":0.27469998598098755},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.2728999853134155},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.27230000495910645},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.26080000400543213},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.26010000705718994},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.2515999972820282}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.48542869091033936,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W2058324481","https://openalex.org/W2142760988","https://openalex.org/W2791191785","https://openalex.org/W3185136323","https://openalex.org/W3196843822","https://openalex.org/W4231579915","https://openalex.org/W4240909504","https://openalex.org/W4285147647","https://openalex.org/W4320027347","https://openalex.org/W4386763539","https://openalex.org/W4386763986","https://openalex.org/W4389722788","https://openalex.org/W4393285804","https://openalex.org/W4408395307","https://openalex.org/W4414198278"],"related_works":[],"abstract_inverted_index":{"Gate-level":[0],"3D":[1,47,59,75,179],"ICs":[2],"have":[3],"demonstrated":[4],"substantial":[5],"power":[6],"and":[7,95,145],"performance":[8],"improvements":[9],"over":[10],"2D":[11],"ICs.":[12,180],"However,":[13],"at":[14],"advanced":[15],"technology":[16],"nodes,":[17],"achieving":[18],"sufficient":[19],"hybrid":[20,98,157,173],"bond":[21,31,99,158,174],"density":[22],"within":[23],"a":[24,29,82,103,112,118,147,171],"reduced":[25],"chip":[26],"footprint":[27],"requires":[28],"200nm":[30],"pitch\u2014beyond":[32],"the":[33,87,168],"limits":[34],"of":[35,84,91,170],"current":[36],"manufacturing":[37],"capabilities.":[38],"To":[39,106],"address":[40],"this":[41],"issue,":[42],"we":[43,110],"focus":[44],"on":[45,68],"block-level":[46,58,178],"IC":[48,60],"design":[49,61,76],"which":[50],"has":[51],"fewer":[52],"top-level":[53],"connections.":[54],"Previous":[55],"methodologies":[56],"for":[57],"suffer":[62],"from":[63],"several":[64],"limitations:":[65],"(1)":[66,117],"reliance":[67],"slow":[69],"simulated":[70],"annealing-based":[71],"floorplanning,":[72],"(2)":[73,123],"suboptimal":[74],"flows":[77],"lacking":[78],"post-route":[79],"optimization,":[80],"(3)":[81,134],"lack":[83],"attention":[85],"to":[86,128,142,162],"critical":[88],"initial":[89],"step":[90],"soft":[92,137],"block":[93,138],"design,":[94],"(4)":[96,146],"excessive":[97],"usage":[100],"that":[101,115,150],"necessitates":[102],"500nm":[104],"pitch.":[105],"overcome":[107],"these":[108,165],"challenges,":[109],"propose":[111],"comprehensive":[113],"methodology":[114],"includes:":[116],"fast,":[119],"gradient-based":[120],"analytical":[121],"solver,":[122],"Fence-3D":[124],"flow,":[125],"delivering":[126,140],"up":[127,141,161],"15%":[129],"improvement":[130],"in":[131,176],"power-delay":[132],"product,":[133],"ML-based":[135],"congestion-aware":[136],"sizing,":[139],"6.6%":[143],"improvement,":[144],"partial-MLS":[148],"method":[149],"selectively":[151],"applies":[152],"Metal":[153],"Layer":[154],"Sharing,":[155],"reducing":[156],"count":[159],"by":[160],"71%.":[163],"Collectively,":[164],"techniques":[166],"enable":[167],"use":[169],"1um":[172],"pitch":[175],"3nm":[177]},"counts_by_year":[],"updated_date":"2025-11-23T05:10:03.516525","created_date":"2025-11-20T00:00:00"}