{"id":"https://openalex.org/W4416429543","doi":"https://doi.org/10.1109/iccad66269.2025.11240677","title":"SO3-Cell: Standard Cell Layout Automation Framework for Simultaneous Optimization of Topology, Placement, and Routing","display_name":"SO3-Cell: Standard Cell Layout Automation Framework for Simultaneous Optimization of Topology, Placement, and Routing","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429543","doi":"https://doi.org/10.1109/iccad66269.2025.11240677"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["University of California,San Diego,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,San Diego,USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["University of California,San Diego,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,San Diego,USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064603483","display_name":"B. H. Kang","orcid":"https://orcid.org/0009-0002-7465-1749"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Byeonggon Kang","raw_affiliation_strings":["University of California,San Diego,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,San Diego,USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044543389","display_name":"Seokhyeong Kang","orcid":"https://orcid.org/0000-0003-3015-1806"},"institutions":[{"id":"https://openalex.org/I2799891827","display_name":"Korea Post","ror":"https://ror.org/00p45d091","country_code":"KR","type":"government","lineage":["https://openalex.org/I2799891827","https://openalex.org/I2801339556","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seokhyeong Kang","raw_affiliation_strings":["POSTECH,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"POSTECH,Republic of Korea","institution_ids":["https://openalex.org/I2799891827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016696630","display_name":"Jakang Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2799891827","display_name":"Korea Post","ror":"https://ror.org/00p45d091","country_code":"KR","type":"government","lineage":["https://openalex.org/I2799891827","https://openalex.org/I2801339556","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jakang Lee","raw_affiliation_strings":["POSTECH,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"POSTECH,Republic of Korea","institution_ids":["https://openalex.org/I2799891827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115588966","display_name":"Bill Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Lin","raw_affiliation_strings":["University of California,San Diego,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,San Diego,USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9742000102996826,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9742000102996826,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.007000000216066837,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.003000000026077032,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6726999878883362},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6299999952316284},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6001999974250793},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5823000073432922},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5121999979019165},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5066999793052673},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5012999773025513},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4767000079154968},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.47049999237060547},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4523000121116638}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6726999878883362},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6299999952316284},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6028000116348267},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6001999974250793},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5823000073432922},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5121999979019165},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5066999793052673},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5012999773025513},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4767000079154968},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.47049999237060547},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4523000121116638},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.44999998807907104},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.41429999470710754},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4104999899864197},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.35339999198913574},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.3517000079154968},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.3327000141143799},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.328900009393692},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32839998602867126},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.30979999899864197},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.30640000104904175},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.29750001430511475},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.29739999771118164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29679998755455017},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2842999994754791},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.28200000524520874},{"id":"https://openalex.org/C2779089604","wikidata":"https://www.wikidata.org/wiki/Q7169333","display_name":"Permission","level":2,"score":0.2784000039100647},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.27810001373291016},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.2775000035762787},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27480000257492065},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.2687000036239624},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.2676999866962433},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.266400009393692},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2653999924659729},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.2653000056743622},{"id":"https://openalex.org/C189216461","wikidata":"https://www.wikidata.org/wiki/Q2443456","display_name":"Topology optimization","level":3,"score":0.26510000228881836},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26159998774528503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2615000009536743},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2547999918460846},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.25}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1987577070","https://openalex.org/W2009815534","https://openalex.org/W2015362661","https://openalex.org/W2150501604","https://openalex.org/W2346205343","https://openalex.org/W2921386757","https://openalex.org/W2944442872","https://openalex.org/W3090875125","https://openalex.org/W3100453629","https://openalex.org/W3211857759","https://openalex.org/W4387146044","https://openalex.org/W4388838056","https://openalex.org/W4408151734","https://openalex.org/W4408395153","https://openalex.org/W4408395204","https://openalex.org/W4409285534"],"related_works":[],"abstract_inverted_index":{"We":[0,82,104],"propose":[1],"SO3-Cell,":[2],"the":[3,64,96,101,106,111],"first":[4],"automatic":[5],"standard":[6],"cell":[7,32,50],"layout":[8,38,51,86],"generation":[9],"framework":[10],"that":[11],"optimizes":[12],"three":[13],"key":[14],"steps":[15],"simultaneously":[16,23],"using":[17],"Mixed-Integer":[18],"Linear":[19],"Programming":[20],"(MILP).":[21],"SO3-Cell":[22,102],"performs":[24],"circuit":[25],"topology":[26],"optimization,":[27],"transistor":[28],"placement,":[29],"and":[30,78,98,126],"internal":[31],"routing":[33],"to":[34,44,62],"achieve":[35],"an":[36],"optimized":[37],"solution.":[39],"Our":[40],"optimization":[41],"objective":[42],"is":[43],"minimize":[45],"metal":[46],"usage":[47],"while":[48],"enhancing":[49],"flexibility":[52],"within":[53,92],"a":[54,71,74,79,85,88,116,121,127],"given":[55],"area.We":[56],"introduce":[57],"design":[58],"space":[59],"pruning":[60],"techniques":[61],"mitigate":[63],"complexity":[65],"of":[66,100,110],"larger":[67],"designs,":[68],"such":[69],"as":[70],"full":[72],"adder,":[73],"reset":[75],"flip-flop":[76],"(FF),":[77],"2-bit":[80,90],"FF.":[81],"successfully":[83],"generate":[84],"for":[87],"44-transistor":[89],"FF":[91],"25,862":[93],"seconds,":[94],"demonstrating":[95,115],"scalability":[97],"robustness":[99],"framework.":[103],"evaluate":[105],"block-level":[107],"PPA":[108],"impact":[109],"proposed":[112],"cell-layout":[113],"improvements,":[114],"35.0%":[117],"reduction":[118,129],"in":[119,124,130],"power,":[120],"2.2%":[122],"increase":[123],"frequency,":[125],"31.1%":[128],"area.":[131]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-11-20T00:00:00"}