{"id":"https://openalex.org/W4416429884","doi":"https://doi.org/10.1109/iccad66269.2025.11240672","title":"EqMap: FPGA LUT Remapping using E-Graphs","display_name":"EqMap: FPGA LUT Remapping using E-Graphs","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429884","doi":"https://doi.org/10.1109/iccad66269.2025.11240672"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240672","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033193520","display_name":"Matthew Hofmann","orcid":"https://orcid.org/0000-0003-4204-6675"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew Hofmann","raw_affiliation_strings":["Cornell University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120509598","display_name":"Berk Gokmen","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Berk Gokmen","raw_affiliation_strings":["Cornell University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115595292","display_name":"Zhiru Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiru Zhang","raw_affiliation_strings":["Cornell University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":4.7576,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.95263692,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7171000242233276,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7171000242233276,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.12449999898672104,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.09149999916553497,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7961999773979187},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5871999859809875},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.46799999475479126},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.460099995136261},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.40369999408721924},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.3889000117778778},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.3855000138282776},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.34049999713897705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8337000012397766},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7961999773979187},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5871999859809875},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.46799999475479126},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.460099995136261},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.40369999408721924},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.3889000117778778},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.3855000138282776},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36959999799728394},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35339999198913574},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.34049999713897705},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.3379000127315521},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.33739998936653137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3327000141143799},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.33070001006126404},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30660000443458557},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.3059999942779541},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.29499998688697815},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.289000004529953},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.2786000072956085},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26899999380111694},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.26010000705718994},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25859999656677246},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.2513999938964844},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240672","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1905608265","https://openalex.org/W2050779425","https://openalex.org/W2091956800","https://openalex.org/W2105715355","https://openalex.org/W2108508582","https://openalex.org/W2126814059","https://openalex.org/W2130402533","https://openalex.org/W2150787480","https://openalex.org/W2152397470","https://openalex.org/W2152406824","https://openalex.org/W2155033206","https://openalex.org/W2159352256","https://openalex.org/W2276642966","https://openalex.org/W2329870849","https://openalex.org/W2913953585","https://openalex.org/W2951749218","https://openalex.org/W3099525000","https://openalex.org/W3143673400","https://openalex.org/W4232693083","https://openalex.org/W4282032146","https://openalex.org/W4293053360","https://openalex.org/W4312288277","https://openalex.org/W4319870589","https://openalex.org/W4386763903","https://openalex.org/W4394998527","https://openalex.org/W4399376180","https://openalex.org/W4401596987","https://openalex.org/W4403223198","https://openalex.org/W4404133761","https://openalex.org/W4407197178"],"related_works":[],"abstract_inverted_index":{"FPGA":[0],"technology":[1,27,50],"mapping":[2,28],"is":[3,29,56,128,141],"a":[4,68],"well-studied":[5],"problem":[6],"and":[7,31,88,124,143],"has":[8],"been":[9,35],"an":[10,44,73,116],"area":[11],"of":[12,26,47,65,119,122,158],"interest":[13],"in":[14,62],"EDA":[15],"tool":[16],"design":[17],"for":[18,60,131,150],"decades.":[19],"In":[20],"most":[21],"respects,":[22],"the":[23,63,81,106,120,156],"computational":[24],"complexity":[25],"understood,":[30],"heuristic":[32,89],"algorithms":[33],"have":[34],"successfully":[36],"employed":[37],"to":[38,95],"mitigate":[39],"compile":[40],"times.":[41],"Even":[42],"with":[43,99],"extensive":[45],"body":[46],"research":[48],"on":[49,103],"mapping,":[51],"our":[52,138,148],"experiments":[53],"show":[54,125],"there":[55],"still":[57,129],"substantial":[58],"room":[59],"improvement":[61],"quality":[64],"results.":[66],"As":[67],"solution,":[69],"we":[70,135],"introduce":[71],"EqMap,":[72],"e-graph":[74],"driven":[75],"compiler":[76,139,149],"that":[77,126,137],"can":[78,146],"better":[79],"span":[80],"wide":[82],"gap":[83],"between":[84],"SAT-based":[85],"exact":[86],"synthesis":[87,96,159],"cut":[90],"enumeration":[91],"techniques.":[92],"EqMap\u2019s":[93],"improvements":[94],"produced":[97],"circuits":[98],"12%":[100],"fewer":[101],"LUTs":[102],"average":[104],"over":[105],"vendor":[107],"tools\u2014without":[108],"ever":[109],"increasing":[110],"circuit":[111],"depth.":[112],"We":[113],"also":[114],"provide":[115],"empirical":[117],"analysis":[118],"runtime":[121],"EqMap":[123],"it":[127],"practical":[130],"large":[132],"designs.":[133],"Finally,":[134],"demonstrate":[136],"infrastructure":[140],"reusable,":[142],"future":[144],"work":[145],"use":[147],"RTL":[151],"equivalence":[152],"checking":[153],"or":[154],"auditing":[155],"QoR":[157],"tools.":[160]},"counts_by_year":[{"year":2026,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-11-20T00:00:00"}