{"id":"https://openalex.org/W4416429689","doi":"https://doi.org/10.1109/iccad66269.2025.11240669","title":"Clay: High-level ASIP Framework for Flexible Microarchitecture-Aware Instruction Customization","display_name":"Clay: High-level ASIP Framework for Flexible Microarchitecture-Aware Instruction Customization","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429689","doi":"https://doi.org/10.1109/iccad66269.2025.11240669"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101356544","display_name":"Weijie Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weijie Peng","raw_affiliation_strings":["Peking University,School of Integrated Circuits"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020227581","display_name":"Youwei Xiao","orcid":"https://orcid.org/0000-0002-3636-3685"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youwei Xiao","raw_affiliation_strings":["Peking University,School of Integrated Circuits"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yuyang Zou","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuyang Zou","raw_affiliation_strings":["Peking University,School of Software and Microelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University,School of Software and Microelectronics","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048422590","display_name":"Zizhang Luo","orcid":"https://orcid.org/0000-0002-7276-2317"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zizhang Luo","raw_affiliation_strings":["Peking University,School of Integrated Circuits"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100604862","display_name":"Yun Liang","orcid":"https://orcid.org/0000-0003-0799-0054"},"institutions":[{"id":"https://openalex.org/I4210157642","display_name":"Institute of Automation","ror":"https://ror.org/056qj1t15","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210157642","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yun Liang","raw_affiliation_strings":["Peking University,Institute of Electronic Design Automation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University,Institute of Electronic Design Automation","institution_ids":["https://openalex.org/I4210157642"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5151,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.84260731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.646399974822998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.646399974822998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1907999962568283,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12238","display_name":"Green IT and Sustainability","score":0.06849999725818634,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.6000000238418579},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5475999712944031},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5049999952316284},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47360000014305115},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.44429999589920044},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44029998779296875},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.40540000796318054},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4032000005245209},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.38199999928474426},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3684000074863434}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8388000130653381},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.6000000238418579},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5475999712944031},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5049999952316284},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4966999888420105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4758000075817108},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47360000014305115},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.44429999589920044},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44029998779296875},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.40540000796318054},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4032000005245209},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.38199999928474426},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3684000074863434},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.35569998621940613},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.3167000114917755},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.3149000108242035},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.31119999289512634},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.3057999908924103},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.29249998927116394},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.29179999232292175},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.29120001196861267},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28209999203681946},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.2786000072956085},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.2757999897003174},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.27379998564720154},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.2660999894142151},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.26579999923706055},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.2648000121116638},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.2630999982357025},{"id":"https://openalex.org/C35390924","wikidata":"https://www.wikidata.org/wiki/Q661075","display_name":"Metaprogramming","level":2,"score":0.26179999113082886},{"id":"https://openalex.org/C103613024","wikidata":"https://www.wikidata.org/wiki/Q230924","display_name":"Stateless protocol","level":3,"score":0.25999999046325684},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2563999891281128},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.2554999887943268}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2118159862","https://openalex.org/W2140311411","https://openalex.org/W2147088458","https://openalex.org/W2482246557","https://openalex.org/W2490753685","https://openalex.org/W2946332877","https://openalex.org/W2963255460","https://openalex.org/W3016309475","https://openalex.org/W3027968530","https://openalex.org/W3191906639","https://openalex.org/W3194490872","https://openalex.org/W4232287265","https://openalex.org/W4233334247","https://openalex.org/W4239489018","https://openalex.org/W4293023520","https://openalex.org/W4293023544","https://openalex.org/W4312121094","https://openalex.org/W4393576618","https://openalex.org/W4395111118","https://openalex.org/W4401568276","https://openalex.org/W4402426679","https://openalex.org/W4404133805","https://openalex.org/W4404134088"],"related_works":[],"abstract_inverted_index":{"Application-specific":[0],"instruction-set":[1],"processors":[2],"(ASIPs)":[3],"pro-vide":[4],"energy-efficient":[5],"acceleration":[6,99],"for":[7,172],"embedded":[8],"systems":[9],"and":[10,15,33,78,88,100,137,147,176,206],"IoT":[11],"devices.":[12],"The":[13],"free":[14],"open":[16],"RISC-V":[17,201],"ISA":[18],"promotes":[19],"open-source":[20,114,208],"ASIP":[21,29,116],"solutions":[22],"to":[23,66,150],"accelerate":[24],"diverse":[25,190],"application":[26,98],"domains.":[27],"Existing":[28],"tools":[30],"generate":[31],"hardware":[32,70],"software":[34],"artifacts":[35],"from":[36,58],"high-level":[37,115,148],"architecture":[38],"description":[39],"languages":[40],"(ADLs),":[41],"however,":[42],"they":[43,56,62,79],"only":[44],"support":[45],"the":[46,102,144,168,178,207],"in-pipeline":[47],"coupling":[48,132,170],"strategy":[49,171],"on":[50],"specific":[51],"processors.":[52],"As":[53],"a":[54,94,124,162],"result,":[55],"suffer":[57],"two":[59,200],"critical":[60],"limitations:":[61],"restrict":[63],"instruction":[64,126,153,175],"extensions":[65],"stateless":[67],"behavior,":[68,154],"preventing":[69],"implementation":[71,180],"of":[72,105,189],"efficient":[73,103],"control":[74],"flow":[75,165],"like":[76],"loops,":[77],"impose":[80],"rigid":[81],"microarchitectural":[82,138,182],"constraints":[83],"that":[84,118,129,166,193],"limit":[85],"register":[86],"file":[87],"memory":[89],"interactions.":[90],"These":[91],"restrictions":[92],"create":[93],"fundamental":[95],"bottleneck":[96],"in":[97],"prevent":[101],"deployment":[104],"custom":[106,174,204],"instructions":[107],"across":[108,199],"different":[109,131],"processors.We":[110],"introduce":[111],"Clay,":[112],"an":[113],"framework":[117],"overcomes":[119],"these":[120],"limitations.":[121],"Clay":[122,140,194],"introduces":[123],"unified":[125],"extension":[127],"interface":[128,145],"abstracts":[130],"strategies":[133],"as":[134,185],"microarchitecture-agnostic":[135],"actions":[136,146],"attributes.":[139],"ADL":[141],"(CADL)":[142],"combines":[143],"syntax":[149],"describe":[151],"general":[152],"which":[155],"can":[156],"be":[157],"stateful.":[158],"We":[159],"further":[160],"propose":[161],"microarchitecture-aware":[163],"synthesis":[164],"selects":[167],"best":[169],"each":[173],"schedules":[177],"optimal":[179],"with":[181],"attributes":[183],"modeled":[184],"constraints.":[186],"Our":[187],"evaluation":[188],"workloads":[191],"demonstrates":[192],"delivers":[195],"substantial":[196],"performance":[197],"improvements":[198],"processors,":[202],"our":[203],"Clay-core":[205],"Rocket-core.":[209]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-11-20T00:00:00"}