{"id":"https://openalex.org/W7106114911","doi":"https://doi.org/10.1109/iccad66269.2025.11240657","title":"LsCMM-H: A TCO-Optimized Hybrid CXL Memory Expansion Architecture with Log Structure","display_name":"LsCMM-H: A TCO-Optimized Hybrid CXL Memory Expansion Architecture with Log Structure","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W7106114911","doi":"https://doi.org/10.1109/iccad66269.2025.11240657"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Xingyu Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xingyu Chen","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xiangrui Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangrui Zhang","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sirui Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sirui Peng","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhiwang Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiwang Guo","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Haidong Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I180662265","display_name":"China Mobile (China)","ror":"https://ror.org/05gftfe97","country_code":"CN","type":"company","lineage":["https://openalex.org/I180662265"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haidong Tian","raw_affiliation_strings":["ZTE,State Key Lab of Mobile Network and Mobile Communication Multimedia Technology,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"ZTE,State Key Lab of Mobile Network and Mobile Communication Multimedia Technology,Shenzhen,China","institution_ids":["https://openalex.org/I180662265"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xiankui Xiong","orcid":null},"institutions":[{"id":"https://openalex.org/I180662265","display_name":"China Mobile (China)","ror":"https://ror.org/05gftfe97","country_code":"CN","type":"company","lineage":["https://openalex.org/I180662265"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiankui Xiong","raw_affiliation_strings":["ZTE,State Key Lab of Mobile Network and Mobile Communication Multimedia Technology,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"ZTE,State Key Lab of Mobile Network and Mobile Communication Multimedia Technology,Shenzhen,China","institution_ids":["https://openalex.org/I180662265"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xiaoyong Xue","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":null,"display_name":"Xiaoyang Zeng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.58859814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9743000268936157,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9743000268936157,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.0071000000461936,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.006000000052154064,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5758000016212463},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5281999707221985},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5033000111579895},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5023000240325928},{"id":"https://openalex.org/keywords/garbage-collection","display_name":"Garbage collection","score":0.4880000054836273},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.40540000796318054},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.3634999990463257},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.3294000029563904}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.766700029373169},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5758000016212463},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5281999707221985},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5077999830245972},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5033000111579895},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5023000240325928},{"id":"https://openalex.org/C105122174","wikidata":"https://www.wikidata.org/wiki/Q322202","display_name":"Garbage collection","level":3,"score":0.4880000054836273},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.40540000796318054},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3912000060081482},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.3634999990463257},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3441999852657318},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3434999883174896},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33739998936653137},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.3294000029563904},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.322299987077713},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3151000142097473},{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.3122999966144562},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3070000112056732},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.3046000003814697},{"id":"https://openalex.org/C75684735","wikidata":"https://www.wikidata.org/wiki/Q858810","display_name":"Big data","level":2,"score":0.30059999227523804},{"id":"https://openalex.org/C113954288","wikidata":"https://www.wikidata.org/wiki/Q186885","display_name":"Timestamp","level":2,"score":0.2971999943256378},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.2930000126361847},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2856999933719635},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.27070000767707825},{"id":"https://openalex.org/C2781357197","wikidata":"https://www.wikidata.org/wiki/Q5757597","display_name":"High memory","level":2,"score":0.2662000060081482},{"id":"https://openalex.org/C2778383056","wikidata":"https://www.wikidata.org/wiki/Q873636","display_name":"Namespace","level":2,"score":0.25999999046325684}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W3207452942","https://openalex.org/W4283395684","https://openalex.org/W4393407316","https://openalex.org/W4402806483","https://openalex.org/W4404133660"],"related_works":[],"abstract_inverted_index":{"In":[0],"the":[1,6,39,60,110,145],"era":[2],"of":[3,62,112,147],"big":[4],"data,":[5],"demand":[7],"for":[8,34,48,89],"memory":[9,21,36],"capacity":[10],"in":[11],"modern":[12],"computing":[13],"systems":[14],"is":[15],"surging.":[16],"The":[17,140],"CXL-SSD,":[18],"NAND":[19],"Flash-based":[20],"expander":[22],"using":[23],"emerging":[24],"Compute":[25],"Express":[26],"Link":[27],"(CXL),":[28],"has":[29],"become":[30],"a":[31,75],"promising":[32],"solution":[33],"efficient":[35],"expansion.":[37],"However,":[38],"memory-expansion":[40],"scenario":[41],"poses":[42],"severe":[43],"performance":[44],"and":[45,50,92,105,131],"endurance":[46,128],"challenges":[47],"CXL-SSDs,":[49],"existing":[51],"works":[52],"fail":[53],"to":[54,59,108,137],"fully":[55],"address":[56],"them":[57],"due":[58],"usage":[61],"traditional":[63],"SSDs":[64,85],"as":[65,86],"back-end":[66,87],"media.":[67],"To":[68],"optimize":[69],"these":[70],"aspects,":[71],"we":[72],"propose":[73],"LsCMM-H,":[74],"Total-Cost-of-Ownership":[76],"(TCO)":[77],"-efficient":[78],"CXL-SSD":[79],"architecture":[80],"with":[81],"Zoned":[82],"Namespace":[83],"(ZNS)":[84],"media":[88],"better":[90],"latency":[91,121],"lifetime.":[93],"LsCMM-H":[94,118],"employs":[95],"hardware-software":[96],"co-designed":[97],"log":[98,150],"management,":[99],"low-overhead":[100],"data-tiering-based":[101],"garbage":[102],"collection":[103],"mechanism,":[104],"read":[106],"acceleration":[107],"leverage":[109],"benefits":[111],"ZNS.":[113],"Based":[114],"on":[115],"our":[116,148],"evaluation,":[117],"reduces":[119],"tail":[120],"by":[122,126,129,134],"49.9%,":[123],"improves":[124],"throughput":[125],"41.9%,":[127],"280.5%,":[130],"saves":[132],"TCO":[133],"72.4%":[135],"compared":[136],"vanilla":[138],"CXL-SSD.":[139],"additional":[141],"comparison":[142],"also":[143],"demonstrates":[144],"superiority":[146],"proposed":[149],"structure.":[151]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-11-20T00:00:00"}