{"id":"https://openalex.org/W4416429492","doi":"https://doi.org/10.1109/iccad66269.2025.11240643","title":"CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs","display_name":"CROP: Circuit Retrieval and Optimization with Parameter Guidance using LLMs","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429492","doi":"https://doi.org/10.1109/iccad66269.2025.11240643"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024467177","display_name":"Jingyu Pan","orcid":"https://orcid.org/0000-0002-7187-5205"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingyu Pan","raw_affiliation_strings":["Duke University,Electrical and Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Electrical and Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115926628","display_name":"Isaac Jacobson","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Isaac Jacobson","raw_affiliation_strings":["Duke University,Electrical and Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Electrical and Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101411532","display_name":"Zheng Zhao","orcid":"https://orcid.org/0000-0003-2912-9425"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zheng Zhao","raw_affiliation_strings":["Synopsys Inc.,Sunnyvale,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc.,Sunnyvale,USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079565700","display_name":"Tung-Chieh Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tung-Chieh Chen","raw_affiliation_strings":["Synopsys Inc.,Sunnyvale,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc.,Sunnyvale,USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023351465","display_name":"G.-S. Zhou","orcid":"https://orcid.org/0000-0002-6840-7160"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guanglei Zhou","raw_affiliation_strings":["Duke University,Electrical and Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Electrical and Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028018784","display_name":"Chen-Chia Chang","orcid":"https://orcid.org/0000-0003-3115-0733"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen-Chia Chang","raw_affiliation_strings":["Duke University,Electrical and Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Electrical and Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085389982","display_name":"Vineet Rashingkar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vineet Rashingkar","raw_affiliation_strings":["Synopsys Inc.,Sunnyvale,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc.,Sunnyvale,USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Duke University,Electrical and Computer Engineering,Durham,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Duke University,Electrical and Computer Engineering,Durham,USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6056,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.85657461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8363999724388123,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8363999724388123,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08500000089406967,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.03709999844431877,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6183000206947327},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5590000152587891},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5569000244140625},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5116999745368958},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5041000247001648},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.48739999532699585},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.45170000195503235},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.44690001010894775},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44670000672340393},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41780000925064087}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6334999799728394},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6183000206947327},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5590000152587891},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5569000244140625},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5116999745368958},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5041000247001648},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.48739999532699585},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.47690001130104065},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.45170000195503235},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.44690001010894775},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44670000672340393},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41780000925064087},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.41119998693466187},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.3792000114917755},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.37389999628067017},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3736000061035156},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.3714999854564667},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3700000047683716},{"id":"https://openalex.org/C89686163","wikidata":"https://www.wikidata.org/wiki/Q1187982","display_name":"Vector space model","level":2,"score":0.3499000072479248},{"id":"https://openalex.org/C73586568","wikidata":"https://www.wikidata.org/wiki/Q2600211","display_name":"Parameter space","level":2,"score":0.34950000047683716},{"id":"https://openalex.org/C58328972","wikidata":"https://www.wikidata.org/wiki/Q184609","display_name":"Expert system","level":2,"score":0.3481999933719635},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3224000036716461},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.3206000030040741},{"id":"https://openalex.org/C4554734","wikidata":"https://www.wikidata.org/wiki/Q593744","display_name":"Knowledge base","level":2,"score":0.31839999556541443},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.3086000084877014},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.3034000098705292},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.2955000102519989},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.29190000891685486},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.2906999886035919},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.28630000352859497},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.2825999855995178},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.2775999903678894},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2773999869823456},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.2703000009059906},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.26170000433921814},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.25769999623298645},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.25769999623298645},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2524999976158142}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2013135502","https://openalex.org/W2802235618","https://openalex.org/W2944892277","https://openalex.org/W2949676527","https://openalex.org/W3013899498","https://openalex.org/W3042858012","https://openalex.org/W3099700870","https://openalex.org/W4200427320","https://openalex.org/W4226441354","https://openalex.org/W4281763794","https://openalex.org/W4293023056","https://openalex.org/W4293261828","https://openalex.org/W4299959846","https://openalex.org/W4378218479","https://openalex.org/W4385245566","https://openalex.org/W4391876619","https://openalex.org/W4392682032","https://openalex.org/W4402671258","https://openalex.org/W4407114703","https://openalex.org/W4409282486","https://openalex.org/W4409306177"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"very":[1],"large-scale":[2],"integration":[3],"(VLSI)":[4],"design":[5,14,35,83],"requires":[6],"the":[7,20,25,38,75,127],"implementation":[8],"of":[9,22,40,44],"integrated":[10],"circuits":[11],"using":[12],"electronic":[13],"automation":[15],"(EDA)":[16],"tools.":[17],"Due":[18],"to":[19,33,51,141],"complexity":[21],"EDA":[23],"algorithms,":[24],"vast":[26],"parameter":[27,54,122],"space":[28,50],"poses":[29],"a":[30,91,117,156],"huge":[31],"challenge":[32],"chip":[34],"optimization,":[36],"as":[37],"combination":[39],"even":[41],"moderate":[42],"numbers":[43],"parameters":[45],"creates":[46],"an":[47,104],"enormous":[48],"solution":[49],"explore.":[52],"Manual":[53],"selection":[55],"remains":[56],"industrial":[57,153],"practice":[58],"despite":[59],"being":[60],"excessively":[61],"laborious":[62],"and":[63,115],"limited":[64],"by":[65],"expert":[66],"experience.":[67],"To":[68],"address":[69],"this":[70],"issue,":[71],"we":[72],"present":[73],"CROP,":[74],"first":[76],"large":[77],"language":[78],"model":[79],"(LLM)-powered":[80],"automatic":[81],"VLSI":[82],"flow":[84],"tuning":[85],"framework.":[86],"Our":[87],"approach":[88],"includes:":[89],"(1)":[90],"scalable":[92],"methodology":[93],"for":[94,108],"transforming":[95],"RTL":[96],"source":[97],"code":[98],"into":[99],"dense":[100],"vector":[101],"representations,":[102],"(2)":[103],"embedding-based":[105],"retrieval":[106],"system":[107,124],"matching":[109],"designs":[110],"with":[111,130,146],"semantically":[112],"similar":[113,134],"circuits,":[114],"(3)":[116],"retrieval-augmented":[118],"generation":[119],"(RAG)-enhanced":[120],"LLM-guided":[121],"search":[123,128],"that":[125],"constrains":[126],"process":[129],"prior":[131],"knowledge":[132],"from":[133],"designs.":[135],"Experiment":[136],"results":[137],"demonstrate":[138],"CROP\u2019s":[139],"ability":[140],"achieve":[142],"superior":[143],"quality-of-results":[144],"(QoR)":[145],"fewer":[147],"iterations":[148],"than":[149],"existing":[150],"approaches":[151],"on":[152],"designs,":[154],"including":[155],"9.9%":[157],"reduction":[158],"in":[159],"power":[160],"consumption.":[161]},"counts_by_year":[{"year":2026,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-20T00:00:00"}