{"id":"https://openalex.org/W7106169600","doi":"https://doi.org/10.1109/iccad66269.2025.11240641","title":"CorDBA: Corners Decoupled Bayesian Approach for yield optimization","display_name":"CorDBA: Corners Decoupled Bayesian Approach for yield optimization","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W7106169600","doi":"https://doi.org/10.1109/iccad66269.2025.11240641"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240641","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Yue Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yue Zhang","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yunqi Li","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunqi Li","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Shichang Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shichang Ye","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Bojun Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bojun Zhang","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jinkai Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinkai Wang","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhizhong Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhizhong Zhang","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":null,"display_name":"Peng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105595","display_name":"Institute of Art","ror":"https://ror.org/017fyx225","country_code":"PL","type":"facility","lineage":["https://openalex.org/I4210105595","https://openalex.org/I99542240"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Peng Wang","raw_affiliation_strings":["SICSE, Beihang University,LMIB, Ministry of Education, Zhengzhou Aerotropolis Institute of Artificial Intelligence"],"affiliations":[{"raw_affiliation_string":"SICSE, Beihang University,LMIB, Ministry of Education, Zhengzhou Aerotropolis Institute of Artificial Intelligence","institution_ids":["https://openalex.org/I4210105595"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.51191863,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7698000073432922,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7698000073432922,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.13130000233650208,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.010999999940395355,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6972000002861023},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5938000082969666},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5788999795913696},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5174000263214111},{"id":"https://openalex.org/keywords/bayesian-optimization","display_name":"Bayesian optimization","score":0.517300009727478},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4083999991416931},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.3725000023841858}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6972000002861023},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5938000082969666},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5788999795913696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5626999735832214},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5174000263214111},{"id":"https://openalex.org/C2778049539","wikidata":"https://www.wikidata.org/wiki/Q17002908","display_name":"Bayesian optimization","level":2,"score":0.517300009727478},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4666999876499176},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4083999991416931},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.3725000023841858},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.3634999990463257},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3231000006198883},{"id":"https://openalex.org/C107673813","wikidata":"https://www.wikidata.org/wiki/Q812534","display_name":"Bayesian probability","level":2,"score":0.3009999990463257},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.29820001125335693},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29269999265670776},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.27649998664855957},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.27149999141693115},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.26579999923706055},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.25220000743865967}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240641","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1973057345","https://openalex.org/W2018697056","https://openalex.org/W2044283475","https://openalex.org/W2061144551","https://openalex.org/W2092101442","https://openalex.org/W2126639080","https://openalex.org/W2768460200","https://openalex.org/W3121642476","https://openalex.org/W3146202403","https://openalex.org/W4246157066","https://openalex.org/W4247460323","https://openalex.org/W4247680473","https://openalex.org/W4293261752","https://openalex.org/W4317883989","https://openalex.org/W4386763825"],"related_works":[],"abstract_inverted_index":{"Yield":[0],"optimization":[1,66,98,113],"is":[2,14,81],"ubiquitous":[3],"in":[4,31,102,111,154],"circuit":[5,89,131],"design":[6],"but":[7],"remains":[8],"elusive":[9],"for":[10],"advanced":[11],"nodes.":[12],"This":[13],"largely":[15],"due":[16],"to":[17,44],"the":[18,25,48,64,74,85,148],"dilemma":[19],"between":[20],"one\u2019s":[21],"limited":[22],"resources":[23],"and":[24,125],"mounting":[26],"cost":[27],"of":[28,51,76,88,114,144,158],"transistor-level":[29],"simulation":[30],"yield":[32,46,65,71,97,107],"estimation.":[33,72],"To":[34],"address":[35],"this":[36],"challenge,":[37],"we":[38],"propose":[39],"a":[40,56],"novel":[41,57],"framework":[42],"(CorDBA)":[43],"optimize":[45],"using":[47],"statistical":[49,86],"corners":[50],"process":[52,67],"variations.":[53],"By":[54],"introducing":[55],"corner":[58],"extraction":[59],"method,":[60],"our":[61],"approach":[62],"decouples":[63],"from":[68,105],"its":[69,119],"expensive":[70],"With":[73],"help":[75],"max-minimum":[77],"optimization,":[78],"efficient":[79],"computation":[80],"then":[82],"conducted":[83],"on":[84],"quantiles":[87],"performance":[90],"metrics.":[91],"In":[92],"addition,":[93],"CorDBA":[94,138],"enables":[95],"sequential":[96],"at":[99],"multiple":[100],"stages,":[101],"which":[103],"information":[104],"lower":[106],"may":[108],"be":[109],"utilized":[110],"latter":[112],"higher":[115],"yield.":[116],"We":[117,135],"examine":[118],"effectiveness":[120],"via":[121],"experiments":[122],"including":[123],"analog":[124],"digital":[126],"circuit,":[127],"as":[128,130],"well":[129],"with":[132,151],"emerging":[133],"device.":[134],"found":[136],"that":[137],"provides":[139],"3.6x":[140],"speedup":[141],"(in":[142,156],"terms":[143,157],"SPICE":[145],"simulations)":[146],"over":[147],"state-of-the-art":[149],"method":[150],"134.7x":[152],"improvements":[153],"robustness":[155],"standard":[159],"deviation).":[160]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-11-20T00:00:00"}