{"id":"https://openalex.org/W4416429561","doi":"https://doi.org/10.1109/iccad66269.2025.11240637","title":"J2Place: A Multiphase Clocking-Oriented Length-Matching Placement for Rapid Single-Flux-Quantum Circuits","display_name":"J2Place: A Multiphase Clocking-Oriented Length-Matching Placement for Rapid Single-Flux-Quantum Circuits","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429561","doi":"https://doi.org/10.1109/iccad66269.2025.11240637"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027725310","display_name":"Rongliang Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Rongliang Fu","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101119393","display_name":"Minglei Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Minglei Zhou","raw_affiliation_strings":["Institute of Computing Technology, CAS,SKLP,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS,SKLP,Beijing,China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100699270","display_name":"Hua Jiang","orcid":"https://orcid.org/0000-0003-2035-3834"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huilong Jiang","raw_affiliation_strings":["Institute of Computing Technology, CAS,SKLP,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS,SKLP,Beijing,China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032468655","display_name":"Junying Huang","orcid":"https://orcid.org/0000-0001-5845-6965"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junying Huang","raw_affiliation_strings":["Institute of Computing Technology, CAS,SKLP,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS,SKLP,Beijing,China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023098180","display_name":"Xiaochun Ye","orcid":"https://orcid.org/0000-0003-4598-1685"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaochun Ye","raw_affiliation_strings":["Institute of Computing Technology, CAS,SKLP,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS,SKLP,Beijing,China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5027725310"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21802946,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10037","display_name":"Physics of Superconductivity and Magnetism","score":0.2896000146865845,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10037","display_name":"Physics of Superconductivity and Magnetism","score":0.2896000146865845,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.13079999387264252,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.12780000269412994,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rapid-single-flux-quantum","display_name":"Rapid single flux quantum","score":0.7748000025749207},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5931000113487244},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4796000123023987},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4717000126838684},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46799999475479126},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.45829999446868896},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44769999384880066},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.42579999566078186},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4090000092983246}],"concepts":[{"id":"https://openalex.org/C150206757","wikidata":"https://www.wikidata.org/wiki/Q7294230","display_name":"Rapid single flux quantum","level":4,"score":0.7748000025749207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5978000164031982},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5931000113487244},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5120999813079834},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4796000123023987},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4717000126838684},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46799999475479126},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.45829999446868896},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44769999384880066},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.42579999566078186},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4090000092983246},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3889999985694885},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3801000118255615},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3750999867916107},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.34850001335144043},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33219999074935913},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3312000036239624},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.3100999891757965},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3025999963283539},{"id":"https://openalex.org/C37404715","wikidata":"https://www.wikidata.org/wiki/Q380679","display_name":"Dynamic programming","level":2,"score":0.2953999936580658},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.2924000024795532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28769999742507935},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.2833999991416931},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.28299999237060547},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.2825999855995178},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.28049999475479126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.271699994802475},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27160000801086426},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.267300009727478},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2623000144958496},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.25949999690055847},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.2587999999523163}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1576295179","https://openalex.org/W2032049415","https://openalex.org/W2070992435","https://openalex.org/W2112173236","https://openalex.org/W2119587409","https://openalex.org/W2206019357","https://openalex.org/W2790138960","https://openalex.org/W2799333356","https://openalex.org/W2990578448","https://openalex.org/W2999957280","https://openalex.org/W3102271837","https://openalex.org/W3142919340","https://openalex.org/W4226329240","https://openalex.org/W4280523317","https://openalex.org/W4312648309","https://openalex.org/W4378800926","https://openalex.org/W4401567948","https://openalex.org/W4401568736","https://openalex.org/W4404954703","https://openalex.org/W4411713482"],"related_works":[],"abstract_inverted_index":{"Superconducting":[0],"Rapid":[1],"Single-Flux-Quantum":[2],"(RSFQ)":[3],"logic,":[4],"characterized":[5],"by":[6,126],"low":[7],"power":[8],"consumption":[9],"and":[10,17,44,103,128,164,170],"high-frequency":[11],"operation,":[12],"has":[13],"broad":[14],"application":[15],"prospects":[16],"holds":[18],"substantial":[19],"potential":[20],"for":[21,92],"future":[22],"computing":[23],"technologies.":[24],"However,":[25],"ensuring":[26],"the":[27,52,59,107,122,134,146,157,168],"correct":[28],"operation":[29],"of":[30,61,172],"RSFQ":[31,75,93,100],"circuits":[32],"requires":[33],"inserting":[34],"numerous":[35],"D":[36],"flip-flops":[37],"(DFFs),":[38],"which":[39],"substantially":[40],"increase":[41],"circuit":[42],"area":[43],"energy":[45],"dissipation.":[46],"Recent":[47],"studies":[48],"have":[49],"demonstrated":[50],"that":[51],"multiphase":[53,73,87],"clocking":[54,74,112],"scheme":[55],"can":[56],"effectively":[57],"reduce":[58,156],"number":[60],"required":[62],"DFFs.":[63],"Despite":[64],"these":[65],"advantages,":[66],"existing":[67],"placement":[68,90,141],"tools":[69],"do":[70],"not":[71],"support":[72],"circuits.":[76,94],"To":[77],"address":[78],"this":[79,81],"limitation,":[80],"paper":[82],"introduces":[83,97],"J2Place,":[84],"a":[85,116,151],"novel":[86],"clocking-oriented":[88],"length-matching":[89],"framework":[91],"Our":[95],"approach":[96],"two":[98],"new":[99],"cells,":[101],"TFFDO":[102],"TFFDE,":[104],"to":[105,120,132,144,155],"simplify":[106],"clock":[108,123],"network":[109],"in":[110],"two-phase":[111],"designs.":[113],"We":[114],"propose":[115,150],"maximum":[117],"flow-based":[118],"method":[119,154],"generate":[121],"distribution":[124],"column":[125,127],"utilize":[129],"dynamic":[130],"programming":[131],"minimize":[133],"total":[135],"vertical":[136],"wirelength":[137,158],"while":[138],"maintaining":[139],"fixed":[140],"orders.":[142],"Additionally,":[143],"expand":[145],"solution":[147],"space,":[148],"we":[149],"length-aware":[152],"reordering":[153],"further.":[159],"Experimental":[160],"results":[161],"on":[162],"ISCAS85":[163],"EPFL":[165],"benchmarks":[166],"demonstrate":[167],"effectiveness":[169],"efficiency":[171],"J2Place":[173],"compared":[174],"with":[175],"state-of-the-art":[176],"methods.":[177]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-11-20T00:00:00"}