{"id":"https://openalex.org/W4416429663","doi":"https://doi.org/10.1109/iccad66269.2025.11240632","title":"CTDM: Resource-Efficient FPGA-Accelerated Simulation of Large-Scale NPU Designs","display_name":"CTDM: Resource-Efficient FPGA-Accelerated Simulation of Large-Scale NPU Designs","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429663","doi":"https://doi.org/10.1109/iccad66269.2025.11240632"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111145511","display_name":"Hyunje Jo","orcid":null},"institutions":[{"id":"https://openalex.org/I3131980609","display_name":"Korean Academy of Science and Technology","ror":"https://ror.org/01j49yd81","country_code":"KR","type":"education","lineage":["https://openalex.org/I3131980609"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyunje Jo","raw_affiliation_strings":["Rebellions,Seongnam-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Rebellions,Seongnam-Si,South Korea","institution_ids":["https://openalex.org/I3131980609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066342752","display_name":"Han-Sok Suh","orcid":"https://orcid.org/0000-0002-4466-4824"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Han-Sok Suh","raw_affiliation_strings":["Cornell Tech,New York,USA"],"affiliations":[{"raw_affiliation_string":"Cornell Tech,New York,USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108907986","display_name":"Hyungseok Heo","orcid":null},"institutions":[{"id":"https://openalex.org/I3131980609","display_name":"Korean Academy of Science and Technology","ror":"https://ror.org/01j49yd81","country_code":"KR","type":"education","lineage":["https://openalex.org/I3131980609"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyungseok Heo","raw_affiliation_strings":["Rebellions,Seongnam-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Rebellions,Seongnam-Si,South Korea","institution_ids":["https://openalex.org/I3131980609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100757432","display_name":"Jinseok Kim","orcid":"https://orcid.org/0000-0001-6481-2065"},"institutions":[{"id":"https://openalex.org/I3131980609","display_name":"Korean Academy of Science and Technology","ror":"https://ror.org/01j49yd81","country_code":"KR","type":"education","lineage":["https://openalex.org/I3131980609"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinseok Kim","raw_affiliation_strings":["Rebellions,Seongnam-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Rebellions,Seongnam-Si,South Korea","institution_ids":["https://openalex.org/I3131980609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100672202","display_name":"Hyunsung Kim","orcid":"https://orcid.org/0000-0002-7814-7454"},"institutions":[{"id":"https://openalex.org/I3131980609","display_name":"Korean Academy of Science and Technology","ror":"https://ror.org/01j49yd81","country_code":"KR","type":"education","lineage":["https://openalex.org/I3131980609"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunsung Kim","raw_affiliation_strings":["Rebellions,Seongnam-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Rebellions,Seongnam-Si,South Korea","institution_ids":["https://openalex.org/I3131980609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046950316","display_name":"Boeui Hong","orcid":"https://orcid.org/0000-0003-3943-7886"},"institutions":[{"id":"https://openalex.org/I3131980609","display_name":"Korean Academy of Science and Technology","ror":"https://ror.org/01j49yd81","country_code":"KR","type":"education","lineage":["https://openalex.org/I3131980609"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Boeui Hong","raw_affiliation_strings":["Rebellions,Seongnam-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Rebellions,Seongnam-Si,South Korea","institution_ids":["https://openalex.org/I3131980609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037937517","display_name":"Jungju Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I3131980609","display_name":"Korean Academy of Science and Technology","ror":"https://ror.org/01j49yd81","country_code":"KR","type":"education","lineage":["https://openalex.org/I3131980609"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jungju Oh","raw_affiliation_strings":["Rebellions,Seongnam-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Rebellions,Seongnam-Si,South Korea","institution_ids":["https://openalex.org/I3131980609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086714939","display_name":"Sunghyun Park","orcid":null},"institutions":[{"id":"https://openalex.org/I3131980609","display_name":"Korean Academy of Science and Technology","ror":"https://ror.org/01j49yd81","country_code":"KR","type":"education","lineage":["https://openalex.org/I3131980609"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunghyun Park","raw_affiliation_strings":["Rebellions,Seongnam-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Rebellions,Seongnam-Si,South Korea","institution_ids":["https://openalex.org/I3131980609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089478486","display_name":"Jinwook Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I3131980609","display_name":"Korean Academy of Science and Technology","ror":"https://ror.org/01j49yd81","country_code":"KR","type":"education","lineage":["https://openalex.org/I3131980609"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinwook Oh","raw_affiliation_strings":["Rebellions,Seongnam-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Rebellions,Seongnam-Si,South Korea","institution_ids":["https://openalex.org/I3131980609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041779664","display_name":"Jo Sunghwan","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Sunghwan Jo","raw_affiliation_strings":["Synopsys Korea,Yongin-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Synopsys Korea,Yongin-Si,South Korea","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073193050","display_name":"Kangwook Lee","orcid":"https://orcid.org/0000-0002-9455-0163"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Kangwook Lee","raw_affiliation_strings":["Synopsys Korea,Yongin-Si,South Korea"],"affiliations":[{"raw_affiliation_string":"Synopsys Korea,Yongin-Si,South Korea","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007690955","display_name":"Jae-sun Seo","orcid":"https://orcid.org/0000-0002-4551-7789"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae-Sun Seo","raw_affiliation_strings":["Cornell Tech,New York,USA"],"affiliations":[{"raw_affiliation_string":"Cornell Tech,New York,USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5111145511"],"corresponding_institution_ids":["https://openalex.org/I3131980609"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37714718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.33640000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.33640000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.23160000145435333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.07980000227689743,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7508000135421753},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5325000286102295},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5289999842643738},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4837999939918518},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.48240000009536743},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.47690001130104065},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.43700000643730164},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.427700012922287},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.39250001311302185},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.3804999887943268}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7685999870300293},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7508000135421753},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5600000023841858},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5325000286102295},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5289999842643738},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5012999773025513},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4837999939918518},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.48240000009536743},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.47690001130104065},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.43700000643730164},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.427700012922287},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.39250001311302185},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.3804999887943268},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.36230000853538513},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3596000075340271},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.359499990940094},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.358599990606308},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.35249999165534973},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.351500004529953},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34200000762939453},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.335999995470047},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.32839998602867126},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.32749998569488525},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.3240000009536743},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.32030001282691956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31529998779296875},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.2856999933719635},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2833000123500824},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.28130000829696655},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.27950000762939453},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.2782999873161316},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.2773999869823456},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.25619998574256897},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.2549000084400177}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1584753249","https://openalex.org/W1983394510","https://openalex.org/W2054922540","https://openalex.org/W2079876733","https://openalex.org/W2096667379","https://openalex.org/W2137385009","https://openalex.org/W2140188264","https://openalex.org/W2155764480","https://openalex.org/W2155814884","https://openalex.org/W2202125064","https://openalex.org/W2554943000","https://openalex.org/W2884267664","https://openalex.org/W2964929543","https://openalex.org/W3010835436","https://openalex.org/W3011338798","https://openalex.org/W3011427649","https://openalex.org/W3027968530","https://openalex.org/W3092302326","https://openalex.org/W3092611151","https://openalex.org/W3130166309","https://openalex.org/W3213962700","https://openalex.org/W4200036442","https://openalex.org/W4233035441","https://openalex.org/W4280502333","https://openalex.org/W4378800917","https://openalex.org/W4386568643","https://openalex.org/W4390097934","https://openalex.org/W4392605334","https://openalex.org/W4401212054","https://openalex.org/W4414736081"],"related_works":[],"abstract_inverted_index":{"This":[0,175,192],"paper":[1],"proposes":[2],"a":[3,31,89,116,131,146,169,177,190,213],"novel":[4],"approach":[5],"to":[6,98,111,138],"accelerate":[7],"large":[8],"Neural":[9],"Processing":[10],"Unit":[11],"(NPU)":[12],"simulations":[13],"on":[14,168,189,221],"FPGA":[15,49,93,173],"through":[16],"Chain-based":[17],"Time-Division":[18,57],"Multiplexing":[19,58],"(CTDM)":[20],"and":[21,35,65,84,125,148,153,157,201],"its":[22],"automatic":[23],"compiler.":[24],"CTDM":[25,70,110,144],"replaces":[26],"repeated":[27],"logic":[28,33,63],"patterns":[29],"with":[30],"single":[32,170],"pattern":[34],"register":[36,45],"chains,":[37],"which":[38],"can":[39],"take":[40],"advantage":[41],"of":[42,92,109,162,166,203,212],"built-in":[43],"shift":[44],"primitives.":[46],"It":[47],"reduces":[48],"resource":[50],"utilization":[51],"more":[52],"effectively":[53],"than":[54],"conventional":[55],"multiplexer-based":[56],"(TDM)":[59],"approaches":[60],"by":[61],"minimizing":[62],"overhead":[64],"routing":[66],"congestion.":[67],"The":[68],"automated":[69],"compiler":[71],"supports":[72],"various":[73],"hardware":[74,100],"design":[75],"languages":[76],"(HDL)":[77],"including":[78],"Verilog,":[79],"VHDL,":[80],"high-level":[81],"synthesis":[82],"(HLS),":[83],"Chisel,":[85],"as":[86,88],"well":[87],"wide":[90],"range":[91],"devices\u2014from":[94],"small":[95],"on-premise":[96],"boards":[97],"server-grade":[99],"simulators":[101],"like":[102],"Synopsys":[103,186],"ZeBu.":[104],"To":[105],"extend":[106],"the":[107,128,159,163,185,199,210],"applicability":[108],"multi-FPGA":[112],"systems,":[113],"we":[114],"propose":[115],"block":[117],"interleaving":[118],"technique":[119],"that":[120],"hides":[121],"inter-FPGA":[122],"link":[123],"latency":[124],"fully":[126],"utilizes":[127],"pipeline":[129],"in":[130,151,180],"high-speed":[132],"serial":[133],"I/O":[134],"channel.":[135],"When":[136],"applied":[137],"NVIDIA":[139],"Deep":[140],"Learning":[141],"Accelerator":[142],"(NVDLA),":[143],"achieved":[145],"66%":[147],"82%":[149],"reduction":[150],"LUT":[152],"FF":[154],"utilization,":[155],"respectively,":[156],"enabled":[158,209],"successful":[160],"deployment":[161],"largest":[164],"variant":[165],"NVDLA":[167,181],"AMD":[171],"U250":[172],"device.":[174],"demonstrated":[176],"3,653\u00d7":[178],"acceleration":[179],"simulation":[182,200,211],"time":[183],"over":[184],"VCS":[187],"simulator":[188],"CPU.":[191],"method":[193],"has":[194],"already":[195],"been":[196],"implemented":[197],"for":[198],"verification":[202],"our":[204],"proprietary":[205],"NPUs.":[206],"Notably,":[207],"it":[208],"4-die":[214],"1024":[215],"TFLOPS":[216],"chiplet":[217],"using":[218],"144":[219],"FPGAs":[220],"ZeBu":[222],"5":[223],"server.":[224]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-20T00:00:00"}