{"id":"https://openalex.org/W4416429630","doi":"https://doi.org/10.1109/iccad66269.2025.11240631","title":"DiffCCD: Differentiable Concurrent Clock and Data Optimization","display_name":"DiffCCD: Differentiable Concurrent Clock and Data Optimization","publication_year":2025,"publication_date":"2025-10-26","ids":{"openalex":"https://openalex.org/W4416429630","doi":"https://doi.org/10.1109/iccad66269.2025.11240631"},"language":null,"primary_location":{"id":"doi:10.1109/iccad66269.2025.11240631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109741306","display_name":"Yuhao Ji","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuhao Ji","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong SAR"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong SAR","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113297519","display_name":"Y. P. Lu","orcid":"https://orcid.org/0000-0002-8395-9502"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuntao Lu","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong SAR"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong SAR","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045601421","display_name":"Zuodong Zhang","orcid":"https://orcid.org/0000-0002-8496-6114"},"institutions":[{"id":"https://openalex.org/I77631543","display_name":"Wuxi Institute of Technology","ror":"https://ror.org/00ab95029","country_code":"CN","type":"education","lineage":["https://openalex.org/I77631543"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zuodong Zhang","raw_affiliation_strings":["Institute of Electronic Design Automation, Peking University,Wuxi,China"],"affiliations":[{"raw_affiliation_string":"Institute of Electronic Design Automation, Peking University,Wuxi,China","institution_ids":["https://openalex.org/I77631543"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039573083","display_name":"Zizheng Guo","orcid":"https://orcid.org/0000-0002-0724-5356"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zizheng Guo","raw_affiliation_strings":["Peking University,School of Integrated Circuits,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["Peking University,School of Integrated Circuits,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Peking University,School of Integrated Circuits,Beijing,China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051340429","display_name":"Bei Yu","orcid":"https://orcid.org/0000-0001-6406-4810"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bei Yu","raw_affiliation_strings":["The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong SAR"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Department of Computer Science and Engineering,Hong Kong SAR","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5109741306"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37712416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7486000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7486000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.09130000323057175,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.08179999887943268,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6471999883651733},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5860000252723694},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.534500002861023},{"id":"https://openalex.org/keywords/optimization-problem","display_name":"Optimization problem","score":0.5273000001907349},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.3874000012874603},{"id":"https://openalex.org/keywords/global-optimization","display_name":"Global optimization","score":0.3785000145435333},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3783000111579895},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.3441999852657318}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6777999997138977},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6471999883651733},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5860000252723694},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.534500002861023},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.5273000001907349},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3912000060081482},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.3874000012874603},{"id":"https://openalex.org/C164752517","wikidata":"https://www.wikidata.org/wiki/Q5570875","display_name":"Global optimization","level":2,"score":0.3785000145435333},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3783000111579895},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3596000075340271},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.3441999852657318},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.3384999930858612},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.31049999594688416},{"id":"https://openalex.org/C55660270","wikidata":"https://www.wikidata.org/wiki/Q5164377","display_name":"Constrained optimization","level":2,"score":0.2994999885559082},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.2955999970436096},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2897000014781952},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.28839999437332153},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.28220000863075256},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.27970001101493835},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2612000107765198},{"id":"https://openalex.org/C2987595161","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Optimization algorithm","level":2,"score":0.25699999928474426},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.25369998812675476}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad66269.2025.11240631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad66269.2025.11240631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W1608654372","https://openalex.org/W1984588379","https://openalex.org/W1985292881","https://openalex.org/W2061238351","https://openalex.org/W2125831674","https://openalex.org/W2128237591","https://openalex.org/W2136768070","https://openalex.org/W2160252016","https://openalex.org/W2905943212","https://openalex.org/W3036696276","https://openalex.org/W3143829947","https://openalex.org/W4231008241","https://openalex.org/W4233168990","https://openalex.org/W4235168608","https://openalex.org/W4240281133","https://openalex.org/W4293024026","https://openalex.org/W4381415966","https://openalex.org/W4392682282","https://openalex.org/W4404132991","https://openalex.org/W4409282378","https://openalex.org/W4409285490"],"related_works":[],"abstract_inverted_index":{"Timing":[0],"optimization":[1,36,45,72,97,129,154,163,178],"following":[2],"clock":[3,26,68,77,107,231],"tree":[4],"synthesis":[5],"(post-CTS)":[6],"is":[7,225],"a":[8,64,100,122,131,186,217],"crucial":[9],"step":[10,101],"in":[11,105,120,203,210],"very":[12],"large":[13],"scale":[14],"integration":[15],"(VLSI)":[16],"physical":[17,55,91,165,192],"design":[18,40,193],"for":[19,38,127],"achieving":[20],"timing":[21,31,85,162,182,236],"closure.":[22],"During":[23],"this":[24,224],"stage,":[25],"skew":[27,35,44,78,232],"significantly":[28],"impacts":[29],"circuit":[30],"performance,":[32],"making":[33],"useful":[34],"essential":[37],"enhancing":[39],"quality.":[41],"However,":[42],"traditional":[43],"methods":[46],"face":[47],"challenges":[48],"due":[49],"to":[50,82,134,150,185,229],"their":[51],"insufficient":[52],"consideration":[53,89],"of":[54,90,116,146,201],"implementation":[56,166],"constraints.":[57,92,167],"To":[58,221],"overcome":[59],"these":[60],"limitations,":[61],"we":[62,140],"propose":[63],"GPU-accelerated":[65],"differentiable":[66,125],"concurrent":[67],"and":[69,79,109,124,208],"data":[70],"(CCD)":[71],"framework,":[73],"which":[74],"simultaneously":[75],"optimizes":[76],"logic":[80],"delays":[81],"enhance":[83],"overall":[84],"performance":[86],"with":[87,130,164,216],"the":[88,95,106,152,226],"We":[93],"implement":[94],"CCD":[96,128,177],"method":[98,145,196],"as":[99],"involving":[102],"buffer":[103],"sizing":[104],"network":[108],"refining":[110],"placement":[111],"results.":[112],"The":[113],"key":[114],"innovation":[115],"our":[117,176,222],"approach":[118,188],"lies":[119],"formulating":[121],"smooth":[123],"process":[126],"calibration":[132],"mechanism":[133],"ensure":[135],"accurate":[136],"gradient":[137],"computations.":[138],"Additionally,":[139],"employ":[141],"an":[142,190,198],"alternating":[143],"direction":[144],"multipliers":[147],"(ADMM)-based":[148],"strategy":[149],"decompose":[151],"entire":[153],"problem":[155],"into":[156,234],"several":[157],"manageable":[158],"subproblems,":[159],"effectively":[160],"balancing":[161],"Experimental":[168],"results":[169],"on":[170],"open-source":[171,191],"industrial":[172],"benchmarks":[173],"demonstrate":[174],"that":[175],"framework":[179],"achieves":[180],"superior":[181],"closure":[183],"compared":[184],"baseline":[187],"within":[189],"tool.":[194],"Our":[195],"yields":[197],"average":[199],"improvement":[200],"22.4%":[202],"worst":[204],"negative":[205,212],"slack":[206,213],"(WNS)":[207],"45.0%":[209],"total":[211],"(TNS),":[214],"along":[215],"9.434\u00d7":[218],"runtime":[219],"speedup.":[220],"knowledge,":[223],"first":[227],"work":[228],"incorporate":[230],"effects":[233],"gradient-based":[235],"optimization.":[237]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-20T00:00:00"}
