{"id":"https://openalex.org/W4389166755","doi":"https://doi.org/10.1109/iccad57390.2023.10323879","title":"Spacing Cost-aware Optimal and Efficient Mixed-Cell-Height Detailed Placement for DFM Considerations","display_name":"Spacing Cost-aware Optimal and Efficient Mixed-Cell-Height Detailed Placement for DFM Considerations","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389166755","doi":"https://doi.org/10.1109/iccad57390.2023.10323879"},"language":"en","primary_location":{"id":"doi:10.1109/iccad57390.2023.10323879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062027635","display_name":"Dawei Huang","orcid":"https://orcid.org/0000-0002-4496-2354"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Da-Wei Huang","raw_affiliation_strings":["National Taiwan University of Science and Technology,Department of Electrical Engineering,Taipei,Taiwan,106"],"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology,Department of Electrical Engineering,Taipei,Taiwan,106","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102780200","display_name":"Yingjie Jiang","orcid":"https://orcid.org/0000-0003-2365-3138"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ying-Jie Jiang","raw_affiliation_strings":["National Taiwan University of Science and Technology,Department of Electrical Engineering,Taipei,Taiwan,106"],"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology,Department of Electrical Engineering,Taipei,Taiwan,106","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065439030","display_name":"Shao\u2010Yun Fang","orcid":"https://orcid.org/0000-0001-6675-2676"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao-Yun Fang","raw_affiliation_strings":["National Taiwan University of Science and Technology,Department of Electrical Engineering,Taipei,Taiwan,106"],"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology,Department of Electrical Engineering,Taipei,Taiwan,106","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062027635"],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":0.2678,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55675007,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9233789443969727},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7238643169403076},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5878155827522278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5771034955978394},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4803130030632019},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"Cost reduction","score":0.47621116042137146},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.4519408345222473},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4396505653858185},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4348880648612976},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4338313043117523},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42995965480804443},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4228109121322632},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41521814465522766},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.37032389640808105},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36340415477752686},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3407418131828308},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22778961062431335},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18257805705070496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13733753561973572},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07809194922447205}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9233789443969727},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7238643169403076},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5878155827522278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5771034955978394},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4803130030632019},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.47621116042137146},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.4519408345222473},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4396505653858185},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4348880648612976},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4338313043117523},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42995965480804443},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4228109121322632},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41521814465522766},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.37032389640808105},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36340415477752686},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3407418131828308},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22778961062431335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18257805705070496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13733753561973572},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07809194922447205},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad57390.2023.10323879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2382588225","display_name":null,"funder_award_id":"110-2223-E-011-002-MY3","funder_id":"https://openalex.org/F4320322589","funder_display_name":"Taiwan Semiconductor Manufacturing Company"}],"funders":[{"id":"https://openalex.org/F4320322589","display_name":"Taiwan Semiconductor Manufacturing Company","ror":"https://ror.org/02wx79d08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2293667481","https://openalex.org/W2342916071","https://openalex.org/W2407716185","https://openalex.org/W2588595212","https://openalex.org/W2625242388","https://openalex.org/W2751111909","https://openalex.org/W2884772258","https://openalex.org/W2899615972","https://openalex.org/W2899770595","https://openalex.org/W2900188117","https://openalex.org/W2935696819","https://openalex.org/W2945582997","https://openalex.org/W2946427270","https://openalex.org/W3092101054","https://openalex.org/W3122795190","https://openalex.org/W4205530346","https://openalex.org/W4235719085","https://openalex.org/W4244302406","https://openalex.org/W4245622810","https://openalex.org/W4280585795","https://openalex.org/W6697389423","https://openalex.org/W6752564702"],"related_works":["https://openalex.org/W2376726667","https://openalex.org/W2503825388","https://openalex.org/W2357425846","https://openalex.org/W162881505","https://openalex.org/W2376028644","https://openalex.org/W2156550631","https://openalex.org/W2024392966","https://openalex.org/W2105062779","https://openalex.org/W1965232212","https://openalex.org/W4245549415"],"abstract_inverted_index":{"Mixed-cell-height":[0],"VLSI":[1],"circuits":[2],"have":[3],"been":[4],"popularly":[5],"adopted":[6],"to":[7,13,89,121],"meet":[8],"different":[9,35,51],"design":[10,15],"requirements.":[11],"Due":[12],"various":[14],"for":[16,32,72,130],"manufacturability":[17],"(DFM)-related":[18],"considerations,":[19],"such":[20,63],"as":[21,57],"layout":[22],"dependent":[23],"effects":[24],"(LDEs),":[25],"drain-to-drain":[26],"abutment":[27],"(DDA),":[28],"and":[29,66,106,157],"pattern":[30],"coloring":[31],"multiple":[33],"patterning,":[34],"spacings":[36],"in":[37,50,147],"terms":[38,148],"of":[39,45,125,149],"placement":[40,70],"sites":[41],"between":[42],"each":[43],"pair":[44],"adjacent":[46],"cells":[47],"may":[48],"result":[49],"performances,":[52],"which":[53],"are":[54,118],"usually":[55],"modeled":[56],"discrete":[58,65],"spacing":[59,67,152],"costs.":[60],"To":[61],"tackle":[62,83],"a":[64,75,99],"cost-aware":[68],"detailed":[69],"problem":[71],"mixed-cell-height":[73],"designs,":[74],"state-of-the-art":[76],"dynamic":[77],"programming":[78],"(DP)-based":[79],"approach":[80,142],"can":[81,104],"only":[82],"few":[84],"cell":[85],"rows":[86],"simultaneously":[87],"due":[88],"its":[90],"extremely":[91],"high":[92],"complexity.":[93],"In":[94,112],"this":[95],"paper,":[96],"we":[97],"propose":[98],"novel":[100],"DP":[101],"algorithm":[102],"that":[103,139],"optimally":[105],"much":[107],"efficiently":[108],"solve":[109],"the":[110,123,140,150,154],"problem.":[111],"addition,":[113],"several":[114],"optimality-preserving":[115],"reduction":[116],"techniques":[117],"also":[119],"proposed":[120,141],"enable":[122],"possibility":[124],"full-chip":[126],"optimal":[127],"solution":[128],"derivation":[129],"large-scale":[131],"designs.":[132],"Experiments":[133],"considering":[134],"two":[135],"DFM":[136],"considerations":[137],"show":[138],"greatly":[143],"outperforms":[144],"existing":[145],"studies":[146],"total":[151,155],"cost,":[153],"displacement,":[156],"runtime.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}