{"id":"https://openalex.org/W4389163006","doi":"https://doi.org/10.1109/iccad57390.2023.10323774","title":"GraPhSyM: Graph Physical Synthesis Model","display_name":"GraPhSyM: Graph Physical Synthesis Model","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389163006","doi":"https://doi.org/10.1109/iccad57390.2023.10323774"},"language":"en","primary_location":{"id":"doi:10.1109/iccad57390.2023.10323774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074795127","display_name":"Ahmed Agiza","orcid":"https://orcid.org/0000-0002-9547-5820"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ahmed Agiza","raw_affiliation_strings":["Brown University,Providence,RI,USA","Brown University, Providence, RI, USA"],"affiliations":[{"raw_affiliation_string":"Brown University,Providence,RI,USA","institution_ids":["https://openalex.org/I27804330"]},{"raw_affiliation_string":"Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032799025","display_name":"Rajarshi Roy","orcid":"https://orcid.org/0000-0003-4548-2114"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajarshi Roy","raw_affiliation_strings":["NVIDIA,Santa Clara,CA,USA","NVIDIA, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"NVIDIA, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092622515","display_name":"Teodor Dumitru Ene","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Teodor Dumitru Ene","raw_affiliation_strings":["NVIDIA,Santa Clara,CA,USA","NVIDIA, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"NVIDIA, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076191186","display_name":"Saad Godil","orcid":"https://orcid.org/0000-0002-6469-2064"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saad Godil","raw_affiliation_strings":["NVIDIA,Santa Clara,CA,USA","NVIDIA, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"NVIDIA, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015719218","display_name":"Sherief Reda","orcid":"https://orcid.org/0000-0001-8232-4516"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sherief Reda","raw_affiliation_strings":["Brown University,Providence,RI,USA","Brown University, Providence, RI, USA"],"affiliations":[{"raw_affiliation_string":"Brown University,Providence,RI,USA","institution_ids":["https://openalex.org/I27804330"]},{"raw_affiliation_string":"Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066242985","display_name":"Bryan Catanzaro","orcid":"https://orcid.org/0000-0003-0034-7728"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bryan Catanzaro","raw_affiliation_strings":["NVIDIA,Santa Clara,CA,USA","NVIDIA, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"NVIDIA, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5074795127"],"corresponding_institution_ids":["https://openalex.org/I27804330"],"apc_list":null,"apc_paid":null,"fwci":0.6471,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69218445,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11948","display_name":"Machine Learning in Materials Science","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7766004800796509},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7577458620071411},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6105180978775024},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.562143862247467},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5189230442047119},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4984307289123535},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4939501881599426},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.46572110056877136},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36783337593078613},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3345057964324951},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32928892970085144},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30727824568748474},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3001793324947357},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21212172508239746},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16079768538475037},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15674936771392822}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7766004800796509},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7577458620071411},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6105180978775024},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.562143862247467},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5189230442047119},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4984307289123535},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4939501881599426},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.46572110056877136},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36783337593078613},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3345057964324951},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32928892970085144},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30727824568748474},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3001793324947357},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21212172508239746},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16079768538475037},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15674936771392822},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad57390.2023.10323774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W581518716","https://openalex.org/W1522301498","https://openalex.org/W1528837436","https://openalex.org/W2048266589","https://openalex.org/W2092377129","https://openalex.org/W2135089667","https://openalex.org/W2167378214","https://openalex.org/W2342889976","https://openalex.org/W2889669826","https://openalex.org/W2907492528","https://openalex.org/W2911181151","https://openalex.org/W2964015378","https://openalex.org/W2978631110","https://openalex.org/W2985324865","https://openalex.org/W3013938122","https://openalex.org/W3034344052","https://openalex.org/W3036696276","https://openalex.org/W3092337895","https://openalex.org/W3127733006","https://openalex.org/W3169517138","https://openalex.org/W3212488318","https://openalex.org/W4281751660","https://openalex.org/W4286795917","https://openalex.org/W4297733535","https://openalex.org/W6631190155","https://openalex.org/W6726873649","https://openalex.org/W6745537798","https://openalex.org/W6759416110","https://openalex.org/W6766731539","https://openalex.org/W6779530380","https://openalex.org/W6797464607"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2038511870","https://openalex.org/W2037756218","https://openalex.org/W2123076670","https://openalex.org/W3129822007","https://openalex.org/W1941005775","https://openalex.org/W2543290882","https://openalex.org/W1964556228","https://openalex.org/W3143952996","https://openalex.org/W2030628830"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3,149,178],"introduce":[4],"GraPhSyM,":[5],"a":[6,77,81,85,114,143,161,171,212],"Graph":[7],"Attention":[8],"Network":[9],"(GATv2)":[10],"model":[11,158,186],"for":[12,71,207,215,223],"fast":[13,144],"and":[14,22,63,92,108,135,219],"accurate":[15,34],"estimation":[16],"of":[17,36,80,100,116,139,153,173,183],"post-physical":[18],"synthesis":[19,27,53,102],"circuit":[20,28,82],"delay":[21,125,133,163,175],"area":[23,136],"metrics":[24,39,138,169],"from":[25,194],"pre-physical":[26],"netlists.":[29],"Once":[30],"trained,":[31],"GraPhSyM":[32,87,127,154,185,208],"provides":[33],"visibility":[35],"final":[37],"design":[38],"to":[40,96,165,209],"early":[41],"EDA":[42,73,224],"stages,":[43],"such":[44,104],"as":[45,84,105,211,220],"logic":[46],"synthesis,":[47],"without":[48],"running":[49],"the":[50,61,98,131,151,157,184,195,205],"slow":[51],"physical":[52,101],"flow,":[54],"enabling":[55],"global":[56],"co-optimization":[57],"across":[58],"stages.":[59],"Additionally,":[60],"swift":[62],"precise":[64],"feedback":[65],"provided":[66],"by":[67,155],"GraPhSym":[68],"is":[69,189],"instrumental":[70],"machine-learning-based":[72],"optimization":[74,217],"frameworks.":[75,227],"Given":[76],"gate-level":[78],"netlist":[79],"represented":[83],"graph,":[86],"utilizes":[88],"graph":[89],"structure,":[90],"connectivity,":[91],"electrical":[93],"property":[94],"features":[95],"predict":[97,130],"impact":[99],"transformations":[103],"buffer":[106],"insertion":[107],"gate":[109],"sizing.":[110],"When":[111],"trained":[112,159,200],"on":[113,160,191],"dataset":[115],"6000":[117],"prefix":[118],"adder":[119],"designs":[120],"synthesized":[121],"at":[122,170],"an":[123,221],"aggressive":[124],"target,":[126],"can":[128],"accurately":[129,166],"post-synthesis":[132,168],"(98.3%)":[134],"(96.1%)":[137],"unseen":[140,174],"adders":[141,196],"with":[142],"0.22s":[145],"inference":[146],"time.":[147],"Furthermore,":[148],"illustrate":[150],"compositionality":[152],"employing":[156],"fixed":[162],"target":[164],"anticipate":[167],"variety":[172],"targets.":[176],"Lastly,":[177],"report":[179],"promising":[180],"generalization":[181],"capabilities":[182],"when":[187],"it":[188,197],"evaluated":[190],"circuits":[192],"different":[193],"was":[198],"exclusively":[199],"on.":[201],"The":[202],"results":[203],"show":[204],"potential":[206],"serve":[210],"powerful":[213],"tool":[214],"advanced":[216],"techniques":[218],"oracle":[222],"machine":[225],"learning":[226]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}