{"id":"https://openalex.org/W4389166697","doi":"https://doi.org/10.1109/iccad57390.2023.10323756","title":"Lowering Latency of Embedded Memory by Exploiting In-Cell Victim Cache Hierarchy Based on Emerging Multi-Level Memory Devices","display_name":"Lowering Latency of Embedded Memory by Exploiting In-Cell Victim Cache Hierarchy Based on Emerging Multi-Level Memory Devices","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389166697","doi":"https://doi.org/10.1109/iccad57390.2023.10323756"},"language":"en","primary_location":{"id":"doi:10.1109/iccad57390.2023.10323756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081429680","display_name":"Juejian Wu","orcid":"https://orcid.org/0000-0001-9473-1995"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Juejian Wu","raw_affiliation_strings":["Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061243521","display_name":"Tianyu Liao","orcid":"https://orcid.org/0009-0008-2114-4990"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianyu Liao","raw_affiliation_strings":["Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102894049","display_name":"Taixin Li","orcid":"https://orcid.org/0000-0001-8366-335X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Taixin Li","raw_affiliation_strings":["Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008477208","display_name":"Yixin Xu","orcid":"https://orcid.org/0000-0001-6393-8635"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yixin Xu","raw_affiliation_strings":["Pennsylvania State University"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101919131","display_name":"Vijaykrishnan Narayanan","orcid":"https://orcid.org/0000-0001-6266-6068"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijaykrishnan Narayanan","raw_affiliation_strings":["Pennsylvania State University"],"affiliations":[{"raw_affiliation_string":"Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045721867","display_name":"Yongpan Liu","orcid":"https://orcid.org/0000-0002-4892-2309"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongpan Liu","raw_affiliation_strings":["Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100764674","display_name":"Xueqing Li","orcid":"https://orcid.org/0000-0002-8051-3345"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueqing Li","raw_affiliation_strings":["Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,BNRist,Electronic Engineering Department,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Electronic Engineering Department, BNRist, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5081429680"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.6151,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65326633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8527219295501709},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7350618243217468},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6892543435096741},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6076265573501587},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5630474090576172},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5447578430175781},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5337669849395752},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.532452404499054},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5276873111724854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5029320120811462},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4891996383666992},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.474334180355072},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4512532949447632},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.42847442626953125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3328036069869995}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8527219295501709},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7350618243217468},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6892543435096741},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6076265573501587},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5630474090576172},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5447578430175781},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5337669849395752},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.532452404499054},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5276873111724854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5029320120811462},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4891996383666992},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.474334180355072},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4512532949447632},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.42847442626953125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3328036069869995},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad57390.2023.10323756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W2027435840","https://openalex.org/W2055411146","https://openalex.org/W2084007230","https://openalex.org/W2105768042","https://openalex.org/W2147657366","https://openalex.org/W2172478435","https://openalex.org/W2406370695","https://openalex.org/W2433248078","https://openalex.org/W2548789460","https://openalex.org/W2591238502","https://openalex.org/W2742694477","https://openalex.org/W2768594880","https://openalex.org/W2787453651","https://openalex.org/W2800714639","https://openalex.org/W2886146119","https://openalex.org/W2899776440","https://openalex.org/W3047782034","https://openalex.org/W3138935956","https://openalex.org/W3143418657","https://openalex.org/W4226477544","https://openalex.org/W4237150160","https://openalex.org/W4237249260","https://openalex.org/W4238440425","https://openalex.org/W4286571746","https://openalex.org/W4299029681","https://openalex.org/W6650078820","https://openalex.org/W6779824479"],"related_works":["https://openalex.org/W2005412429","https://openalex.org/W2606565524","https://openalex.org/W2350803493","https://openalex.org/W1981002423","https://openalex.org/W1531802798","https://openalex.org/W2586378910","https://openalex.org/W15724499","https://openalex.org/W2021535927","https://openalex.org/W2295593662","https://openalex.org/W1712297789"],"abstract_inverted_index":{"The":[0,208],"concept":[1,105],"of":[2,33,60,106,198],"multi-level":[3],"cell":[4,40],"(MLC)":[5],"enabled":[6],"by":[7,96,188,215,220],"emerging":[8],"memory":[9,17,39,98,113,205],"device":[10],"technologies":[11],"has":[12],"introduced":[13],"new":[14,104,225],"opportunities":[15],"for":[16,52,228],"density":[18],"improvement,":[19],"including":[20],"in":[21,47],"the":[22,30,49,57,61,64,68,82,97,117,130,134,148,178,184,199],"cache":[23,110,118,171,181,193,231],"scenarios":[24],"with":[25,91,140,203],"some":[26],"high-endurance":[27],"technologies.":[28],"However,":[29],"access":[31,58,89],"latency":[32,139],"different":[34],"bits":[35,132],"within":[36],"an":[37],"MLC":[38,50,62,77,179,192,230],"is":[41,66,144],"inherently":[42],"nonuniform,":[43],"which":[44],"raises":[45],"challenges":[46],"utilizing":[48,129],"technology":[51],"low-latency":[53],"cache.":[54],"To":[55],"exploit":[56],"performance":[59,168,187,197],"cache,":[63,151],"key":[65],"identifying":[67],"hot":[69],"data":[70,84],"blocks":[71],"and":[72,114,126,159,169,194,217],"mapping":[73],"them":[74],"to":[75,165],"fast":[76],"bits.":[78],"Prior":[79],"works":[80],"perform":[81],"hot/cold":[83],"management":[85],"based":[86],"on":[87,147],"block-wise":[88],"patterns":[90],"considerable":[92],"hardware":[93],"overheads.":[94],"Inspired":[95],"hierarchy,":[99],"this":[100],"work":[101],"proposes":[102],"a":[103,224],"in-cell":[107,149],"hierarchical":[108],"victim":[109,135,150,157,180],"as":[111,133],"embedded":[112],"systematically":[115],"presents":[116],"architecture,":[119],"operating":[120],"mechanism,":[121],"design":[122],"space":[123],"exploration,":[124],"optimizations,":[125],"evaluations.":[127],"By":[128],"slow":[131],"buffer,":[136],"lower":[137],"hit":[138],"low":[141],"implementation":[142],"overheads":[143],"achieved.":[145],"Based":[146],"two":[152],"optimization":[153],"techniques,":[154],"namely":[155],"selective":[156],"retrieval,":[158],"victim-bypassing":[160],"write":[161],"(VBW)":[162],"are":[163],"proposed,":[164],"further":[166],"improve":[167],"prolong":[170],"endurance,":[172],"respectively.":[173],"Evaluation":[174],"results":[175],"show":[176],"that":[177],"significantly":[182],"improves":[183,218],"average":[185],"system":[186],"20.2%":[189],"over":[190,221],"conventional":[191],"achieves":[195],"98%":[196],"upper":[200],"bound":[201],"implemented":[202],"2x":[204],"cells":[206],"SLC.":[207],"proposed":[209],"VBW":[210],"also":[211],"reduces":[212],"energy":[213],"consumption":[214],"21%":[216],"lifetime":[219],"80%,":[222],"showing":[223],"promising":[226],"dimension":[227],"future":[229],"design.":[232]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}