{"id":"https://openalex.org/W4389166770","doi":"https://doi.org/10.1109/iccad57390.2023.10323742","title":"Systolic Array Placement on FPGAs","display_name":"Systolic Array Placement on FPGAs","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389166770","doi":"https://doi.org/10.1109/iccad57390.2023.10323742"},"language":"en","primary_location":{"id":"doi:10.1109/iccad57390.2023.10323742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017456482","display_name":"Hailiang Hu","orcid":"https://orcid.org/0000-0002-1091-0441"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hailiang Hu","raw_affiliation_strings":["Texas A&M University,Dept. of Electrical and Computer Engineering"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045033480","display_name":"Donghao Fang","orcid":"https://orcid.org/0000-0002-8529-0398"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donghao Fang","raw_affiliation_strings":["Texas A&M University,Dept. of Electrical and Computer Engineering"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034982668","display_name":"Wuxi Li","orcid":"https://orcid.org/0000-0002-9887-5109"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wuxi Li","raw_affiliation_strings":["AMD, Inc"],"affiliations":[{"raw_affiliation_string":"AMD, Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026068788","display_name":"Bo Yuan","orcid":"https://orcid.org/0000-0003-0222-8095"},"institutions":[{"id":"https://openalex.org/I4210096112","display_name":"Rutgers Sexual and Reproductive Health and Rights","ror":"https://ror.org/00rcvgx40","country_code":"NL","type":"other","lineage":["https://openalex.org/I4210096112"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bo Yuan","raw_affiliation_strings":["Rutgers University,Dept. of Electrical and Computer Engineering","Dept. of Electrical and Computer Engineering, Rutgers University"],"affiliations":[{"raw_affiliation_string":"Rutgers University,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I4210096112"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Rutgers University","institution_ids":["https://openalex.org/I4210096112"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University,Dept. of Electrical and Computer Engineering","Dept. of Computer Science and Engineering, Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5017456482"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.913,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74886318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8560218811035156},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.7910528779029846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7180197238922119},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6877080202102661},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6850762963294983},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5015397071838379},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43894654512405396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4278974235057831},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4170873761177063},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37472325563430786},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.2891732454299927},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1654355823993683},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07581725716590881}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8560218811035156},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.7910528779029846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7180197238922119},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6877080202102661},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6850762963294983},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5015397071838379},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43894654512405396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4278974235057831},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4170873761177063},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37472325563430786},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2891732454299927},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1654355823993683},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07581725716590881},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad57390.2023.10323742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1666410851","display_name":null,"funder_award_id":"CMMI-2038625,CCF-1937396,CCF-2106725","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1973396420","https://openalex.org/W1994726981","https://openalex.org/W2126105956","https://openalex.org/W2328615082","https://openalex.org/W2606722458","https://openalex.org/W2625954420","https://openalex.org/W2738078952","https://openalex.org/W2770762651","https://openalex.org/W2801898382","https://openalex.org/W2942756726","https://openalex.org/W3005347330","https://openalex.org/W3093761467","https://openalex.org/W3121235808","https://openalex.org/W3125127664","https://openalex.org/W3161949271","https://openalex.org/W4212918377","https://openalex.org/W4223904257"],"related_works":["https://openalex.org/W3146360095","https://openalex.org/W2347854075","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2132614232","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154356865","https://openalex.org/W4283703276","https://openalex.org/W3097018712"],"abstract_inverted_index":{"Systolic":[0],"array":[1,59],"designs":[2],"have":[3,37],"regained":[4],"popularity":[5],"in":[6,13,20],"recent":[7],"years,":[8],"particularly":[9],"for":[10,33,57,71],"their":[11],"applications":[12,35],"accelerating":[14],"CNN":[15,72],"(Convolutional":[16],"Neural":[17],"Network)":[18],"computing":[19],"hardware,":[21],"including":[22],"on":[23,61],"FPGAs.":[24,62],"However,":[25],"existing":[26],"FPGA":[27],"layout":[28],"techniques":[29],"are":[30],"primarily":[31],"designed":[32],"general-purpose":[34],"and":[36,79,96],"not":[38],"fully":[39],"leveraged":[40],"the":[41],"regularity":[42],"of":[43],"systolic":[44,58],"arrays":[45],"to":[46,75,87],"enhance":[47],"solution":[48],"quality.":[49],"This":[50],"paper":[51],"presents":[52],"a":[53],"new":[54],"algorithmic":[55],"approach":[56,64],"placement":[60,94],"Our":[63],"enables":[65],"23%":[66],"\u2013":[67],"25%":[68],"wirelength":[69],"reduction":[70],"circuits":[73],"compared":[74],"an":[76],"industrial":[77],"tool":[78],"state-of-the-art":[80],"academic":[81],"methods.":[82],"Moreover,":[83],"it":[84],"usually":[85],"leads":[86],"significantly":[88],"reduced":[89],"routing":[90],"resource":[91],"utilization,":[92],"accelerated":[93],"runtime":[95],"improved":[97],"timing":[98],"performance.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}