{"id":"https://openalex.org/W4389166639","doi":"https://doi.org/10.1109/iccad57390.2023.10323741","title":"Invited Paper: Verilog-to-PyG - A Framework for Graph Learning and Augmentation on RTL Designs","display_name":"Invited Paper: Verilog-to-PyG - A Framework for Graph Learning and Augmentation on RTL Designs","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389166639","doi":"https://doi.org/10.1109/iccad57390.2023.10323741"},"language":"en","primary_location":{"id":"doi:10.1109/iccad57390.2023.10323741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100425071","display_name":"Yingjie Li","orcid":"https://orcid.org/0000-0002-1144-7401"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yingjie Li","raw_affiliation_strings":["University of Maryland,College Park","University of Maryland, College Park"],"affiliations":[{"raw_affiliation_string":"University of Maryland,College Park","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mingju Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingju Liu","raw_affiliation_strings":["University of Maryland,College Park","University of Maryland, College Park"],"affiliations":[{"raw_affiliation_string":"University of Maryland,College Park","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I134446601","display_name":"Berkeley College","ror":"https://ror.org/02xewxa75","country_code":"US","type":"education","lineage":["https://openalex.org/I134446601"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["UC Berkeley"],"affiliations":[{"raw_affiliation_string":"UC Berkeley","institution_ids":["https://openalex.org/I134446601","https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029321729","display_name":"Cunxi Yu","orcid":"https://orcid.org/0000-0003-3481-307X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cunxi Yu","raw_affiliation_strings":["University of Maryland,College Park","University of Maryland, College Park"],"affiliations":[{"raw_affiliation_string":"University of Maryland,College Park","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100425071"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":2.1012,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.87172456,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9726999998092651,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8295226097106934},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.7396726012229919},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7349442839622498},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5981923341751099},{"id":"https://openalex.org/keywords/scripting-language","display_name":"Scripting language","score":0.5548186302185059},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5505568385124207},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5424976348876953},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.539998471736908},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5235259532928467},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.44328880310058594},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4209047853946686},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4172575771808624},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.34919416904449463},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3438151478767395},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.32753679156303406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31275010108947754},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2774471640586853},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.14699673652648926},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11111143231391907}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8295226097106934},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.7396726012229919},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7349442839622498},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5981923341751099},{"id":"https://openalex.org/C61423126","wikidata":"https://www.wikidata.org/wiki/Q187432","display_name":"Scripting language","level":2,"score":0.5548186302185059},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5505568385124207},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5424976348876953},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.539998471736908},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5235259532928467},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.44328880310058594},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4209047853946686},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4172575771808624},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.34919416904449463},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3438151478767395},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32753679156303406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31275010108947754},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2774471640586853},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14699673652648926},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11111143231391907}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad57390.2023.10323741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W1528837436","https://openalex.org/W1776822698","https://openalex.org/W2087656024","https://openalex.org/W2100465945","https://openalex.org/W2398947418","https://openalex.org/W2587513648","https://openalex.org/W2772390328","https://openalex.org/W2796205655","https://openalex.org/W2797469317","https://openalex.org/W2939908742","https://openalex.org/W2946332877","https://openalex.org/W3018195242","https://openalex.org/W3033033241","https://openalex.org/W3112616759","https://openalex.org/W3128330332","https://openalex.org/W3137672172","https://openalex.org/W3198511427","https://openalex.org/W4200088851","https://openalex.org/W4226237846","https://openalex.org/W4280493956","https://openalex.org/W4281630198","https://openalex.org/W4288419263","https://openalex.org/W4293024139","https://openalex.org/W4293025067","https://openalex.org/W4293261952","https://openalex.org/W4301336690","https://openalex.org/W4312121031","https://openalex.org/W4312231865","https://openalex.org/W4312650643","https://openalex.org/W4312889722","https://openalex.org/W4312939266","https://openalex.org/W4323927861","https://openalex.org/W4386763882","https://openalex.org/W4386764047","https://openalex.org/W4386764162","https://openalex.org/W4389159089","https://openalex.org/W4389166679","https://openalex.org/W6636505876","https://openalex.org/W6760045743","https://openalex.org/W6776921880","https://openalex.org/W6790607911","https://openalex.org/W6791113163","https://openalex.org/W6852471861"],"related_works":["https://openalex.org/W2498204369","https://openalex.org/W2123076670","https://openalex.org/W2126475478","https://openalex.org/W2543290882","https://openalex.org/W2098869417","https://openalex.org/W2068777369","https://openalex.org/W1716153929","https://openalex.org/W4247760676","https://openalex.org/W2149559781","https://openalex.org/W2787006802"],"abstract_inverted_index":{"The":[0],"complexity":[1],"of":[2,45,97,127,141],"modern":[3,13],"hardware":[4],"designs":[5,61],"necessitates":[6],"advanced":[7,46],"methodologies":[8,22],"for":[9,28,124],"optimizing":[10],"and":[11],"analyzing":[12],"digital":[14],"systems.":[15],"In":[16,49],"recent":[17],"times,":[18],"machine":[19],"learning":[20,76],"(ML)":[21],"have":[23],"emerged":[24],"as":[25],"potent":[26],"instruments":[27],"assessing":[29],"design":[30,43,122,132],"quality-of-results":[31],"at":[32,151],"the":[33,72,79,86,95,125],"Register-Transfer":[34],"Level":[35],"(RTL)":[36],"or":[37],"Boolean":[38],"level,":[39],"aiming":[40],"to":[41],"expedite":[42],"exploration":[44],"RTL":[47,60,110,131],"configurations.":[48],"this":[50],"presentation,":[51],"we":[52,106,135],"introduce":[53],"an":[54,101,128],"innovative":[55],"open-source":[56,87,103],"framework":[57,82],"that":[58,118],"translates":[59],"into":[62],"graph":[63,75],"representation":[64],"foundations,":[65],"which":[66],"can":[67,148],"be":[68,149],"seamlessly":[69],"integrated":[70],"with":[71,85,143],"PyTorch":[73],"Geometric":[74],"platform.":[77],"Furthermore,":[78],"Verilog-to-PyG":[80],"(V2PYG)":[81],"is":[83],"compatible":[84],"Electronic":[88],"Design":[89],"Automation":[90],"(EDA)":[91],"toolchain":[92],"OpenROAD,":[93],"facilitating":[94],"collection":[96],"labeled":[98],"datasets":[99],"in":[100,115],"utterly":[102],"manner.":[104],"Additionally,":[105],"will":[107,136],"present":[108],"novel":[109],"data":[111],"augmentation":[112,123],"methods":[113],"(incorporated":[114],"our":[116],"framework)":[117],"enable":[119],"functional":[120],"equivalent":[121],"construction":[126],"extensive":[129],"graph-based":[130],"database.":[133],"Lastly,":[134],"showcase":[137],"several":[138],"using":[139],"cases":[140],"V2PYG":[142,147],"detailed":[144],"scripting":[145],"examples.":[146],"found":[150],"https://yu-maryland.github.io/Verilog-to-PyG/.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}