{"id":"https://openalex.org/W4389166809","doi":"https://doi.org/10.1109/iccad57390.2023.10323694","title":"Sphinx: A Hybrid Boolean Processor-FPGA Hardware Emulation System","display_name":"Sphinx: A Hybrid Boolean Processor-FPGA Hardware Emulation System","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389166809","doi":"https://doi.org/10.1109/iccad57390.2023.10323694"},"language":"en","primary_location":{"id":"doi:10.1109/iccad57390.2023.10323694","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iccad57390.2023.10323694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021094663","display_name":"Ruiyao Pu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ruiyao Pu","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Lab of Integrated Chips and Systems,Shanghai,China","State Key Lab of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Lab of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006850220","display_name":"Yiwei Sun","orcid":"https://orcid.org/0000-0002-1259-5131"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiwei Sun","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Lab of Integrated Chips and Systems,Shanghai,China","State Key Lab of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Lab of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111505107","display_name":"Pei-Hsin Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146919","display_name":"Shanghai Industrial Technology Institute","ror":"https://ror.org/03j1pdd39","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210146919"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pei-Hsin Ho","raw_affiliation_strings":["UniVista Industrial Software Group,Shanghai,China","UniVista Industrial Software Group, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"UniVista Industrial Software Group,Shanghai,China","institution_ids":["https://openalex.org/I4210146919"]},{"raw_affiliation_string":"UniVista Industrial Software Group, Shanghai, China","institution_ids":["https://openalex.org/I4210146919"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Lab of Integrated Chips and Systems,Shanghai,China","State Key Lab of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Lab of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004722925","display_name":"Li Shang","orcid":"https://orcid.org/0000-0003-3944-7531"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["School of Computer Science, Fudan University,China and Shanghai Key Laboratory of Data Science,Shanghai,China","China and Shanghai Key Laboratory of Data Science, School of Computer Science, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, Fudan University,China and Shanghai Key Laboratory of Data Science,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"China and Shanghai Key Laboratory of Data Science, School of Computer Science, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Lab of Integrated Chips and Systems,Shanghai,China","State Key Lab of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Lab of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5021094663"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.4018,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63309779,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8730875253677368},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8095359802246094},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.7838089466094971},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7701396346092224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5717745423316956},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5170593857765198},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5043874979019165},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4836219847202301},{"id":"https://openalex.org/keywords/sphinx","display_name":"Sphinx","score":0.4506714940071106},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34159815311431885},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3415640592575073},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19631639122962952}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8730875253677368},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8095359802246094},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.7838089466094971},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7701396346092224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5717745423316956},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5170593857765198},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5043874979019165},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4836219847202301},{"id":"https://openalex.org/C2777299493","wikidata":"https://www.wikidata.org/wiki/Q151480","display_name":"Sphinx","level":2,"score":0.4506714940071106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34159815311431885},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3415640592575073},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19631639122962952},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad57390.2023.10323694","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iccad57390.2023.10323694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4801731488","display_name":null,"funder_award_id":"62090025,62141407,61929102","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W204068444","https://openalex.org/W359238146","https://openalex.org/W2138088273","https://openalex.org/W2140188264","https://openalex.org/W2141600480","https://openalex.org/W2409045768","https://openalex.org/W2774926993","https://openalex.org/W4241489105","https://openalex.org/W4319870528"],"related_works":["https://openalex.org/W2113973676","https://openalex.org/W2170071008","https://openalex.org/W2106791114","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2001552871","https://openalex.org/W2129151116","https://openalex.org/W2093057572","https://openalex.org/W2353557016"],"abstract_inverted_index":{"Existing":[0],"hardware":[1,33,42],"emulators":[2],"use":[3],"either":[4],"FPGA":[5],"or":[6,19],"Boolean":[7,31,52,73],"processors,":[8],"which":[9],"suffer":[10],"from":[11],"long":[12],"compile":[13,93],"time":[14],"and":[15,54,67,75,87,95],"poor":[16],"debuggability":[17],"(FPGA-based),":[18],"low":[20],"emulation":[21,34,85,90],"performance":[22],"(Boolean":[23],"processor-based).":[24],"This":[25],"work":[26],"presents":[27],"Sphinx,":[28],"a":[29,44,59],"hybrid":[30,46],"processor-FPGA":[32],"platform":[35],"aiming":[36],"to":[37],"overcome":[38],"these":[39],"shortcomings.":[40],"Sphinx":[41,56,81],"is":[43,58],"new":[45],"architecture":[47],"that":[48,62],"integrates":[49],"software":[50,57],"programmable":[51],"processors":[53,74],"FPGAs.":[55,79],"compilation":[60],"framework":[61],"conducts":[63],"incremental":[64,84],"design":[65],"partitioning":[66],"implements":[68],"the":[69,76],"design-under-test":[70],"components":[71],"on":[72,78],"rest":[77],"Together,":[80],"enables":[82],"an":[83],"flow":[86],"demonstrates":[88],"high":[89],"performance,":[91],"fast":[92],"turnarounds,":[94],"good":[96],"debuggability.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}