{"id":"https://openalex.org/W4389166686","doi":"https://doi.org/10.1109/iccad57390.2023.10323626","title":"Clock Aware Low Power Placement","display_name":"Clock Aware Low Power Placement","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389166686","doi":"https://doi.org/10.1109/iccad57390.2023.10323626"},"language":"en","primary_location":{"id":"doi:10.1109/iccad57390.2023.10323626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104205587","display_name":"Jinghao Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I1297991670","display_name":"Southwest University of Science and Technology","ror":"https://ror.org/04d996474","country_code":"CN","type":"education","lineage":["https://openalex.org/I1297991670"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinghao Ding","raw_affiliation_strings":["Southwest University of Science and Technology,Mianyang,Sichuan,China","Southwest University of Science and Technology, Mianyang, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest University of Science and Technology,Mianyang,Sichuan,China","institution_ids":["https://openalex.org/I1297991670"]},{"raw_affiliation_string":"Southwest University of Science and Technology, Mianyang, Sichuan, China","institution_ids":["https://openalex.org/I1297991670"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101265005","display_name":"Linhao Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1297991670","display_name":"Southwest University of Science and Technology","ror":"https://ror.org/04d996474","country_code":"CN","type":"education","lineage":["https://openalex.org/I1297991670"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Linhao Lu","raw_affiliation_strings":["Southwest University of Science and Technology,Mianyang,Sichuan,China","Southwest University of Science and Technology, Mianyang, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest University of Science and Technology,Mianyang,Sichuan,China","institution_ids":["https://openalex.org/I1297991670"]},{"raw_affiliation_string":"Southwest University of Science and Technology, Mianyang, Sichuan, China","institution_ids":["https://openalex.org/I1297991670"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030935041","display_name":"Zhaoqi Fu","orcid":"https://orcid.org/0009-0009-6307-7324"},"institutions":[{"id":"https://openalex.org/I1297991670","display_name":"Southwest University of Science and Technology","ror":"https://ror.org/04d996474","country_code":"CN","type":"education","lineage":["https://openalex.org/I1297991670"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaoqi Fu","raw_affiliation_strings":["Southwest University of Science and Technology,Mianyang,Sichuan,China","Southwest University of Science and Technology, Mianyang, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest University of Science and Technology,Mianyang,Sichuan,China","institution_ids":["https://openalex.org/I1297991670"]},{"raw_affiliation_string":"Southwest University of Science and Technology, Mianyang, Sichuan, China","institution_ids":["https://openalex.org/I1297991670"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100743737","display_name":"Jie Ma","orcid":"https://orcid.org/0000-0001-8828-2695"},"institutions":[{"id":"https://openalex.org/I1297991670","display_name":"Southwest University of Science and Technology","ror":"https://ror.org/04d996474","country_code":"CN","type":"education","lineage":["https://openalex.org/I1297991670"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jie Ma","raw_affiliation_strings":["Southwest University of Science and Technology,Mianyang,Sichuan,China","Southwest University of Science and Technology, Mianyang, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest University of Science and Technology,Mianyang,Sichuan,China","institution_ids":["https://openalex.org/I1297991670"]},{"raw_affiliation_string":"Southwest University of Science and Technology, Mianyang, Sichuan, China","institution_ids":["https://openalex.org/I1297991670"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028863958","display_name":"Mengshi Gong","orcid":"https://orcid.org/0009-0005-8984-0923"},"institutions":[{"id":"https://openalex.org/I1297991670","display_name":"Southwest University of Science and Technology","ror":"https://ror.org/04d996474","country_code":"CN","type":"education","lineage":["https://openalex.org/I1297991670"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengshi Gong","raw_affiliation_strings":["Southwest University of Science and Technology,Mianyang,Sichuan,China","Southwest University of Science and Technology, Mianyang, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest University of Science and Technology,Mianyang,Sichuan,China","institution_ids":["https://openalex.org/I1297991670"]},{"raw_affiliation_string":"Southwest University of Science and Technology, Mianyang, Sichuan, China","institution_ids":["https://openalex.org/I1297991670"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101390750","display_name":"Yuanrui Qi","orcid":null},"institutions":[{"id":"https://openalex.org/I1297991670","display_name":"Southwest University of Science and Technology","ror":"https://ror.org/04d996474","country_code":"CN","type":"education","lineage":["https://openalex.org/I1297991670"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanrui Qi","raw_affiliation_strings":["Southwest University of Science and Technology,Mianyang,Sichuan,China","Southwest University of Science and Technology, Mianyang, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest University of Science and Technology,Mianyang,Sichuan,China","institution_ids":["https://openalex.org/I1297991670"]},{"raw_affiliation_string":"Southwest University of Science and Technology, Mianyang, Sichuan, China","institution_ids":["https://openalex.org/I1297991670"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049814360","display_name":"Wenxin Yu","orcid":"https://orcid.org/0000-0002-6093-5516"},"institutions":[{"id":"https://openalex.org/I1297991670","display_name":"Southwest University of Science and Technology","ror":"https://ror.org/04d996474","country_code":"CN","type":"education","lineage":["https://openalex.org/I1297991670"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenxin Yu","raw_affiliation_strings":["Southwest University of Science and Technology,Mianyang,Sichuan,China","Southwest University of Science and Technology, Mianyang, Sichuan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest University of Science and Technology,Mianyang,Sichuan,China","institution_ids":["https://openalex.org/I1297991670"]},{"raw_affiliation_string":"Southwest University of Science and Technology, Mianyang, Sichuan, China","institution_ids":["https://openalex.org/I1297991670"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1297991670"],"apc_list":null,"apc_paid":null,"fwci":0.7275,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71144721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"08"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6931551694869995},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6548845767974854},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5325595140457153},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5177854299545288},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5113350749015808},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.49455830454826355},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.49280527234077454},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4872931241989136},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4856523275375366},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46863698959350586},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4501311182975769},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4470413327217102},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.44053083658218384},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4203639626502991},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38910576701164246},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3875194191932678},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35491132736206055},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3341301381587982},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1431441605091095},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10413837432861328},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08950686454772949},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.08817276358604431}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6931551694869995},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6548845767974854},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5325595140457153},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5177854299545288},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5113350749015808},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.49455830454826355},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.49280527234077454},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4872931241989136},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4856523275375366},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46863698959350586},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4501311182975769},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4470413327217102},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.44053083658218384},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4203639626502991},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38910576701164246},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3875194191932678},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35491132736206055},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3341301381587982},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1431441605091095},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10413837432861328},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08950686454772949},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.08817276358604431},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad57390.2023.10323626","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad57390.2023.10323626","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1605203071","https://openalex.org/W1970310355","https://openalex.org/W1973505932","https://openalex.org/W1986026297","https://openalex.org/W2023981464","https://openalex.org/W2043679008","https://openalex.org/W2095644119","https://openalex.org/W2108873814","https://openalex.org/W2117278010","https://openalex.org/W2129107674","https://openalex.org/W2132693178","https://openalex.org/W2136047350","https://openalex.org/W2136768070","https://openalex.org/W2139061105","https://openalex.org/W2148609278","https://openalex.org/W2150499679","https://openalex.org/W2150547314","https://openalex.org/W2157024459","https://openalex.org/W2163899785","https://openalex.org/W2167190617","https://openalex.org/W2176803757","https://openalex.org/W2884307971","https://openalex.org/W2945592068","https://openalex.org/W2964128282","https://openalex.org/W3103339143","https://openalex.org/W4233970347","https://openalex.org/W4250702245","https://openalex.org/W6643787455","https://openalex.org/W6661451362"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W3048124756","https://openalex.org/W2165139624","https://openalex.org/W3199387640","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W2090213929","https://openalex.org/W2199871724"],"abstract_inverted_index":{"In":[0,50],"modern":[1],"VLSI":[2],"design,":[3],"more":[4],"than":[5],"30%":[6],"of":[7,116],"power":[8,29,76,139],"consumption":[9],"is":[10,44,71],"caused":[11],"by":[12,46,84],"clock":[13,28,64,79,90,149],"networks":[14,83],"due":[15],"to":[16,59,73,141],"their":[17],"large":[18],"capacitance":[19],"demand":[20,77],"and":[21,37,63,80,86,98,132,161],"high":[22,114],"switching":[23,138,167],"frequency.":[24],"Prior":[25],"research":[26],"on":[27,33,120],"optimization":[30],"primarily":[31],"focuses":[32],"improving":[34],"the":[35,41,47,75,89,94,102,106,113,147],"routing":[36],"synthesis":[38,66,96],"processes,":[39],"where":[40],"planning":[42],"flexibility":[43],"restricted":[45],"placed":[48],"registers.":[49],"this":[51],"paper,":[52],"we":[53],"develop":[54],"a":[55,126,133,155,162],"novel":[56],"co-optimization":[57],"framework":[58],"conduct":[60],"analytic":[61],"placement":[62,103,151],"tree":[65,91],"simultaneously.":[67],"A":[68],"numerical":[69],"engine":[70],"proposed":[72,118],"balance":[74],"between":[78],"regular":[81],"signal":[82],"effectively":[85],"efficiently":[87],"updating":[88],"topology,":[92],"generating":[93],"network":[95],"solution,":[97],"aligning":[99],"it":[100],"with":[101],"objective":[104],"using":[105],"ePlace":[107],"infrastructure.":[108],"The":[109],"experimental":[110],"results":[111],"validate":[112],"performance":[115],"our":[117,144],"algorithm":[119,145,152],"all":[121],"eight":[122],"CLKISPD05":[123],"benchmarks,":[124],"achieving":[125,154],"45.1%":[127],"reduction":[128,135,157,164],"in":[129,136,158,165],"clock-net":[130,159],"wirelength":[131,160],"12.7%":[134],"total":[137,166],"compared":[140],"RePlAce.":[142],"Moreover,":[143],"outperforms":[146],"state-of-the-art":[148],"aware":[150],"SimPL+Lopper,":[153],"25%":[156],"10.5%":[163],"power.":[168]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}