{"id":"https://openalex.org/W4389166657","doi":"https://doi.org/10.1109/iccad57390.2023.10323544","title":"Meltrix: A RRAM-Based Polymorphic Architecture Enhanced by Function Synthesis","display_name":"Meltrix: A RRAM-Based Polymorphic Architecture Enhanced by Function Synthesis","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389166657","doi":"https://doi.org/10.1109/iccad57390.2023.10323544"},"language":"en","primary_location":{"id":"doi:10.1109/iccad57390.2023.10323544","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iccad57390.2023.10323544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083896412","display_name":"Boyu Long","orcid":"https://orcid.org/0009-0002-5774-6893"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Boyu Long","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences","University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079946965","display_name":"Libo Shen","orcid":"https://orcid.org/0009-0000-1717-2093"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Libo Shen","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences","University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100419435","display_name":"Xiaoyu Zhang","orcid":"https://orcid.org/0000-0003-2165-7151"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyu Zhang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences","University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016864694","display_name":"Yinhe Han","orcid":"https://orcid.org/0000-0003-0904-6681"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinhe Han","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057665558","display_name":"Xian\u2010He Sun","orcid":"https://orcid.org/0000-0002-1093-0792"},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xian-He Sun","raw_affiliation_strings":["Illinois Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Illinois Institute of Technology","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100420361","display_name":"Xiaoming Chen","orcid":"https://orcid.org/0000-0002-7337-1844"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoming Chen","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5083896412"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176","https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":0.1339,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46748917,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.755486249923706},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7003705501556396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6716217994689941},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.574381947517395},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5593833327293396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5237032175064087},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4887409210205078},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48561134934425354},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.48204144835472107},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44002366065979004},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42244717478752136},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.41092756390571594},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4058476686477661},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3861967921257019},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3781094551086426},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13261741399765015},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08953866362571716}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.755486249923706},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7003705501556396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6716217994689941},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.574381947517395},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5593833327293396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5237032175064087},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4887409210205078},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48561134934425354},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.48204144835472107},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44002366065979004},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42244717478752136},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.41092756390571594},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4058476686477661},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3861967921257019},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3781094551086426},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13261741399765015},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08953866362571716},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad57390.2023.10323544","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iccad57390.2023.10323544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G288813060","display_name":null,"funder_award_id":"62122076,61834006,62025404","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1966573088","https://openalex.org/W2004279429","https://openalex.org/W2023428606","https://openalex.org/W2024060531","https://openalex.org/W2069107104","https://openalex.org/W2166637744","https://openalex.org/W2168493238","https://openalex.org/W2583536366","https://openalex.org/W2991418313","https://openalex.org/W2999932424","https://openalex.org/W3033033241","https://openalex.org/W3035877890","https://openalex.org/W3041402615","https://openalex.org/W3092745262","https://openalex.org/W3094471685","https://openalex.org/W3157525423","https://openalex.org/W3158616512","https://openalex.org/W4211082391","https://openalex.org/W4280605069","https://openalex.org/W4312267166","https://openalex.org/W4312267280","https://openalex.org/W4312291511","https://openalex.org/W4312716975","https://openalex.org/W4319870499"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2197466303","https://openalex.org/W2118828191","https://openalex.org/W2254425074","https://openalex.org/W1533253004","https://openalex.org/W2139569078","https://openalex.org/W4252227487","https://openalex.org/W2120397377","https://openalex.org/W2073513347","https://openalex.org/W2102341772"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2,86],"(FPGAs)":[3],"are":[4,51,124],"popular":[5],"for":[6,53],"computational":[7],"intensive":[8],"applications":[9,55],"and":[10,21,42,56,102,117,151,155,171,179,186],"hardware":[11,81],"accelerators":[12],"recently.":[13],"But":[14],"they":[15],"face":[16],"limitations":[17],"in":[18,25,48,132,183],"memory":[19,37,58,152],"capacity":[20,34,111],"its":[22],"growth,":[23],"resulting":[24],"excessive":[26],"time":[27],"spent":[28],"on":[29],"data":[30],"access.":[31],"The":[32,80],"fixed":[33,57],"of":[35,109,161],"embedded":[36],"blocks":[38,47,116],"also":[39],"leads":[40],"inflexibility":[41],"resource":[43],"waste.":[44],"Moreover,":[45,134],"logic":[46,110,115,150],"FPGAs":[49,170],"which":[50,83,123,148],"insufficient":[52],"large-scale":[54],"block":[59],"positions":[60],"both":[61,184],"lead":[62],"to":[63,126,158],"high":[64],"routing":[65,129,137],"overhead.":[66],"To":[67],"address":[68],"these":[69],"issues,":[70],"we":[71],"propose":[72],"a":[73,92],"software-hardware":[74],"co-designed":[75],"polymorphic":[76],"architecture":[77],"called":[78],"Meltrix.":[79,162],"architecture,":[82],"uses":[84],"RRAM":[85],"as":[87],"the":[88,121,128,135,143],"fundamental":[89],"block,":[90],"creates":[91],"unified":[93],"fabric":[94],"that":[95],"can":[96],"be":[97],"reconfigured":[98],"into":[99],"logic,":[100],"storage,":[101],"interconnection":[103],"modes.":[104],"We":[105],"achieve":[106],"multiple":[107],"times":[108],"compared":[112],"with":[113,168],"FPGAs'":[114],"multi-level":[118],"interconnections":[119],"inside":[120],"tiles,":[122],"used":[125],"solve":[127],"overhead":[130],"problem":[131],"FPGAs.":[133],"global":[136],"complexity":[138],"is":[139],"further":[140],"reduced":[141],"by":[142],"proposed":[144],"function":[145],"synthesis":[146],"framework,":[147],"isolates":[149],"components,":[153],"synthesizes":[154],"maps":[156],"them":[157],"configured":[159],"tiles":[160],"Experiments":[163],"show":[164],"that,":[165],"when":[166],"comparing":[167],"commercial":[169],"state-out-of-art":[172],"Liquid-Silicon,":[173],"Meltrix":[174],"achieves":[175],"1.89-3.14\u00d7":[176],"performance":[177],"improvement":[178],"2.08-4.17\u00d7":[180],"power":[181],"reduction":[182],"logic-intensive":[185],"memory-intensive":[187],"applications.":[188]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}