{"id":"https://openalex.org/W4200036442","doi":"https://doi.org/10.1109/iccad51958.2021.9643481","title":"TopoPart: a Multi-level Topology-Driven Partitioning Framework for Multi-FPGA Systems","display_name":"TopoPart: a Multi-level Topology-Driven Partitioning Framework for Multi-FPGA Systems","publication_year":2021,"publication_date":"2021-11-01","ids":{"openalex":"https://openalex.org/W4200036442","doi":"https://doi.org/10.1109/iccad51958.2021.9643481"},"language":"en","primary_location":{"id":"doi:10.1109/iccad51958.2021.9643481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad51958.2021.9643481","pdf_url":null,"source":{"id":"https://openalex.org/S4363608354","display_name":"2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049129612","display_name":"Daniel Zheng","orcid":"https://orcid.org/0009-0006-4523-6262"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Dan Zheng","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037988878","display_name":"Xinshi Zang","orcid":"https://orcid.org/0009-0002-7889-4481"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Xinshi Zang","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Martin D.F. Wong","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5049129612"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":3.0347,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.92901272,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8456404209136963},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7395234107971191},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.7207139134407043},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6104346513748169},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5398930311203003},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3313984274864197},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32713890075683594},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1386038064956665},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08639645576477051}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8456404209136963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7395234107971191},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.7207139134407043},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6104346513748169},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5398930311203003},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3313984274864197},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32713890075683594},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1386038064956665},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08639645576477051},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad51958.2021.9643481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad51958.2021.9643481","pdf_url":null,"source":{"id":"https://openalex.org/S4363608354","display_name":"2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1584753249","https://openalex.org/W2003193909","https://openalex.org/W2023428606","https://openalex.org/W2075137913","https://openalex.org/W2101037299","https://openalex.org/W2787225391","https://openalex.org/W2793619867","https://openalex.org/W2799501948","https://openalex.org/W2899799513","https://openalex.org/W2998727840","https://openalex.org/W3011427649","https://openalex.org/W3043859075"],"related_works":["https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W2364195017","https://openalex.org/W2049983405","https://openalex.org/W2355430452","https://openalex.org/W2096844293","https://openalex.org/W2133965417","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"As":[0],"the":[1,49,67,71,133,138,146,163],"complexity":[2],"of":[3,93,142],"circuit":[4,50],"designs":[5],"continues":[6],"growing,":[7],"multi-FPGA":[8,24,120],"systems":[9],"are":[10,28],"becoming":[11],"more":[12,14],"and":[13,19,69,80,158],"popular":[15],"for":[16],"logic":[17],"emulation":[18],"rapid":[20],"prototyping.":[21],"In":[22,100,122,145],"a":[23,45,105,119,127],"system,":[25],"different":[26],"FPGAs":[27,60],"connected":[29,56],"by":[30],"limited":[31],"physical":[32,62],"wires,":[33],"in":[34,118,132],"other":[35],"words,":[36],"one":[37],"FPGA":[38,129],"usually":[39],"has":[40],"direct":[41],"connections":[42],"with":[43,115,162],"only":[44],"few":[46],"FPGAs.":[47],"During":[48],"partitioning":[51,108,167],"stage,":[52],"assigning":[53],"two":[54,59],"directly":[55],"nodes":[57],"to":[58,113,136],"without":[61,88],"links":[63],"would":[64],"significantly":[65],"increase":[66],"delay":[68],"degrade":[70],"overall":[72],"performance.":[73],"However,":[74],"some":[75],"well-known":[76],"partitioners,":[77],"like":[78],"hMETIS":[79],"PaToH,":[81],"mainly":[82],"focus":[83],"on":[84],"cut":[85,150,176],"size":[86,151],"minimization":[87],"considering":[89],"such":[90],"topology":[91,116,143,157,171],"constraints":[92,117],"FPGAs,":[94],"which":[95],"limits":[96],"their":[97],"practical":[98],"usage.":[99],"this":[101],"paper,":[102],"we":[103,124],"propose":[104],"multi-level":[106],"topology-driven":[107],"framework,":[109],"named":[110],"as":[111],"TopoPart,":[112],"deal":[114],"system.":[121],"particular,":[123],"firstly":[125],"devise":[126],"candidate":[128],"propagation":[130],"algorithm":[131,168],"coarsening":[134],"phase":[135],"guarantee":[137],"later":[139],"stages":[140],"free":[141],"violations.":[144],"last":[147],"refinement":[148],"phase,":[149],"is":[152],"iteratively":[153],"optimized":[154],"maintaining":[155],"both":[156],"resource":[159],"constraints.":[160],"Compared":[161],"proposed":[164],"baseline,":[165],"our":[166],"achieves":[169],"zero":[170],"violation":[172],"while":[173],"giving":[174],"less":[175],"size.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3}],"updated_date":"2026-03-12T06:13:28.667946","created_date":"2025-10-10T00:00:00"}