{"id":"https://openalex.org/W2997292582","doi":"https://doi.org/10.1109/iccad45719.2019.8942145","title":"LSOracle: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper","display_name":"LSOracle: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2997292582","doi":"https://doi.org/10.1109/iccad45719.2019.8942145","mag":"2997292582"},"language":"en","primary_location":{"id":"doi:10.1109/iccad45719.2019.8942145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028824039","display_name":"Walter Lau Neto","orcid":"https://orcid.org/0000-0002-9349-4964"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Walter Lau Neto","raw_affiliation_strings":["LNIS, University of Utah,Salt Lake City,UT,USA","LNIS, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah,Salt Lake City,UT,USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110692990","display_name":"Max Austin","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Max Austin","raw_affiliation_strings":["LNIS, University of Utah,Salt Lake City,UT,USA","LNIS, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah,Salt Lake City,UT,USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015223583","display_name":"Scott Temple","orcid":"https://orcid.org/0000-0002-9977-5804"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Temple","raw_affiliation_strings":["LNIS, University of Utah,Salt Lake City,UT,USA","LNIS, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah,Salt Lake City,UT,USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023405941","display_name":"Luca Amar\u00f9","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca Amaru","raw_affiliation_strings":["Synopsys Inc.,Sunnyvale,CA,USA","Synopsys Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc.,Sunnyvale,CA,USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["LNIS, University of Utah,Salt Lake City,UT,USA","LNIS, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah,Salt Lake City,UT,USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["LNIS, University of Utah,Salt Lake City,UT,USA","LNIS, University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LNIS, University of Utah,Salt Lake City,UT,USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"LNIS, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9062,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.91530607,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7028778791427612},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.56340491771698},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.541223406791687},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5046960115432739},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4818940758705139},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4746069312095642},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46775102615356445},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4555242955684662},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4551044702529907},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4408014118671417},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.425800621509552},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4172121286392212},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.38921958208084106},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3577336072921753},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3097609579563141},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17239895462989807}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7028778791427612},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.56340491771698},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.541223406791687},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5046960115432739},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4818940758705139},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4746069312095642},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46775102615356445},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4555242955684662},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4551044702529907},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4408014118671417},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.425800621509552},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4172121286392212},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.38921958208084106},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3577336072921753},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3097609579563141},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17239895462989807},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad45719.2019.8942145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.550000011920929,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1776822698","https://openalex.org/W1910515323","https://openalex.org/W1981555216","https://openalex.org/W1984163270","https://openalex.org/W1984283136","https://openalex.org/W2100465945","https://openalex.org/W2129183345","https://openalex.org/W2132915653","https://openalex.org/W2139212933","https://openalex.org/W2152406824","https://openalex.org/W2160815625","https://openalex.org/W2163605009","https://openalex.org/W2184045248","https://openalex.org/W2242458479","https://openalex.org/W2346205343","https://openalex.org/W2402144811","https://openalex.org/W2524836488","https://openalex.org/W2570248857","https://openalex.org/W2583971000","https://openalex.org/W2588313695","https://openalex.org/W2618530766","https://openalex.org/W2652411036","https://openalex.org/W2794046273","https://openalex.org/W2800719180","https://openalex.org/W2801687808","https://openalex.org/W2911042996","https://openalex.org/W2945434047","https://openalex.org/W2962949351","https://openalex.org/W2963281828","https://openalex.org/W4299487805","https://openalex.org/W6713134421","https://openalex.org/W6750853391"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W1553855433","https://openalex.org/W1488117239","https://openalex.org/W2082788688","https://openalex.org/W2146588118","https://openalex.org/W2373127312","https://openalex.org/W659242671","https://openalex.org/W2386022279","https://openalex.org/W2098419840","https://openalex.org/W1965949818"],"abstract_inverted_index":{"The":[0],"increasing":[1],"complexity":[2,24],"of":[3,12,97,136,146,187],"modern":[4],"Integrated":[5],"Circuits":[6],"(ICs)":[7],"leads":[8],"to":[9,68,88,107,117,149,154,158,177],"systems":[10],"composed":[11],"various":[13],"different":[14,95],"Intellectual":[15],"Property":[16],"(IPs)":[17],"blocks,":[18],"known":[19],"as":[20],"System-on-Chip":[21],"(SoC).":[22],"Such":[23],"requires":[25],"strong":[26],"expertise":[27],"from":[28],"engineers,":[29],"that":[30,167],"rely":[31],"on":[32,82],"expansive":[33],"commercial":[34],"EDA":[35],"tools.":[36],"To":[37,100],"overcome":[38],"such":[39],"a":[40,57,83,109,116,134,184],"limitation,":[41],"an":[42,140,174],"automated":[43,59],"open-source":[44],"logic":[45,61,78],"synthesis":[46,62],"flow":[47],"is":[48,65],"required.":[49],"In":[50,163],"this":[51,53],"context,":[52],"work":[54],"proposes":[55],"LSOracle:":[56],"novel":[58],"mixed":[60],"framework.":[63],"LSOracle":[64,103,172],"the":[66,98,119,127,169],"first":[67],"exploit":[69],"state-of-the-art":[70],"And-Inverter":[71],"Graph":[72,76],"(AIG)":[73],"and":[74,80,114,151,160],"Majority-Inverter":[75],"(MIG)":[77],"optimizers":[79],"relies":[81],"Deep":[84],"Neural":[85],"Network":[86],"(DNN)":[87],"automatically":[89],"decide":[90],"which":[91,189],"optimizer":[92],"should":[93],"handle":[94],"portions":[96],"circuit.":[99],"do":[101],"so,":[102],"applies":[104],"k-way":[105],"partitioning":[106],"split":[108],"DAG":[110],"into":[111],"multiple":[112],"partitions":[113],"uses":[115],"chose":[118],"best-fit":[120],"optimizer.":[121],"Post-tech":[122],"mapping":[123],"ASIC":[124],"results,":[125],"targeting":[126],"7nm":[128],"ASAP":[129],"standard":[130],"cell":[131],"library,":[132],"for":[133,168],"set":[135],"mixed-logic":[137],"circuits,":[138,171],"show":[139,166],"average":[141],"improvement":[142],"in":[143],"area-delay":[144],"product":[145],"6.87%":[147],"(up":[148,153],"10.26%)":[150],"2.70%":[152],"6.27%)":[155],"when":[156],"compared":[157],"AIG":[159],"MIG,":[161],"respectively.":[162],"addition,":[164],"we":[165],"considered":[170],"achieves":[173],"area":[175],"close":[176],"AIGs":[178],"(which":[179],"delivered":[180,190],"smaller":[181],"circuits)":[182],"with":[183],"similar":[185],"performance":[186],"MIGs,":[188],"faster":[191],"circuits.":[192]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}