{"id":"https://openalex.org/W2998625809","doi":"https://doi.org/10.1109/iccad45719.2019.8942136","title":"Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis","display_name":"Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2998625809","doi":"https://doi.org/10.1109/iccad45719.2019.8942136","mag":"2998625809"},"language":"en","primary_location":{"id":"doi:10.1109/iccad45719.2019.8942136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037907399","display_name":"Tingyuan Liang","orcid":"https://orcid.org/0000-0002-0390-2320"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Tingyuan Liang","raw_affiliation_strings":["The Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047571832","display_name":"Jieru Zhao","orcid":"https://orcid.org/0000-0001-8211-2812"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jieru Zhao","raw_affiliation_strings":["The Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067631851","display_name":"Feng Liang","orcid":"https://orcid.org/0000-0002-9393-6224"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Liang Feng","raw_affiliation_strings":["The Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024130730","display_name":"Sharad Sinha","orcid":"https://orcid.org/0000-0002-4532-2017"},"institutions":[{"id":"https://openalex.org/I4210112052","display_name":"Indian Institute of Technology Goa","ror":"https://ror.org/02v7trd43","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210112052"]},{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sharad Sinha","raw_affiliation_strings":["Indian Institute of Technology (IIT), Goa, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology (IIT), Goa, India","institution_ids":["https://openalex.org/I4210112052","https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100653327","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-1059-3642"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["The Hong Kong University of Science and Technology, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Hong Kong University of Science and Technology, Hong Kong","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0786,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75476978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.949796199798584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7822990417480469},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6915274262428284},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6324043273925781},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5726698040962219},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5370980501174927},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5155422687530518},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.511317253112793},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.48006805777549744},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4713052213191986},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43775802850723267},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3962997496128082},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.16409194469451904},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11323648691177368}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.949796199798584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7822990417480469},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6915274262428284},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6324043273925781},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5726698040962219},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5370980501174927},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5155422687530518},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.511317253112793},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.48006805777549744},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4713052213191986},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43775802850723267},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3962997496128082},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.16409194469451904},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11323648691177368},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccad45719.2019.8942136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.ust.hk:1783.1-101469","is_oa":false,"landing_page_url":"http://www.scopus.com/record/display.url?eid=2-s2.0-85077802491&origin=inward","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1553739034","https://openalex.org/W1593566378","https://openalex.org/W2026383319","https://openalex.org/W2027554235","https://openalex.org/W2162385899","https://openalex.org/W2187349780","https://openalex.org/W2529566228","https://openalex.org/W2585144299","https://openalex.org/W2792503273","https://openalex.org/W2809170821","https://openalex.org/W2889995311","https://openalex.org/W2942063194"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2108242004","https://openalex.org/W2269990635","https://openalex.org/W2906427691","https://openalex.org/W2507786429","https://openalex.org/W3042858012","https://openalex.org/W2750487835","https://openalex.org/W4285464654","https://openalex.org/W2996372837","https://openalex.org/W1975701649"],"abstract_inverted_index":{"Tools":[0],"of":[1,11,29,99,151,177],"high-level":[2,21],"synthesis":[3],"(HLS)":[4],"are":[5,32,41],"developed":[6],"to":[7,16,44,55,62],"improve":[8,45],"the":[9,26,65,75,78,97,116,129,148,163,171,174],"accessibility":[10],"FPGAs":[12],"by":[13],"allowing":[14],"designer":[15],"describe":[17],"hardware":[18],"designs":[19,105],"in":[20,60,143],"language,":[22],"e.g.":[23],"C/C++.":[24],"However,":[25],"source":[27,79,117,149],"codes":[28],"general":[30],"applications":[31],"not":[33],"structured":[34],"as":[35,137],"canonical":[36],"dataflow.":[37,144],"Furthermore,":[38],"clock":[39,57,101,138,158],"frequencies":[40,139],"powerful":[42],"parameters":[43,87,136],"dataflow":[46,67,164],"throughput":[47],"but":[48],"currently":[49],"commercial":[50],"HLS":[51,104,111,125,141],"tools":[52],"limit":[53],"themselves":[54],"single":[56],"domain.":[58],"Consequently,":[59],"order":[61],"benefit":[63],"from":[64,72],"multiple-clock":[66],"design,":[68],"designers":[69],"still":[70],"suffer":[71],"manually":[73],"analyzing":[74],"applications,":[76],"partitioning":[77,147],"code":[80,118,150],"into":[81,154],"modules,":[82],"optimizing":[83],"them":[84],"with":[85,156,165],"appropriate":[86],"and":[88,91,106,133,140,168],"resource":[89],"allocation,":[90],"finally":[92],"interconnecting":[93],"them.":[94],"We":[95],"analyze":[96,115],"impact":[98],"multiple":[100],"domains":[102],"for":[103],"present":[107],"Hi-ClockFlow,":[108],"an":[109,152],"automatic":[110],"framework.":[112],"Hi-ClockFlow":[113,160],"can":[114,161],"based":[119],"on":[120],"Light-HLS,":[121],"our":[122],"light":[123],"weight":[124],"evaluation":[126],"framework,":[127],"explore":[128],"large":[130],"design":[131],"space,":[132],"optimize":[134,162],"such":[135],"directives":[142],"By":[145],"properly":[146],"application":[153],"parts":[155],"various":[157],"domains,":[159],"imbalanced":[166],"modules":[167],"speed":[169],"up":[170],"performance":[172],"under":[173],"specific":[175],"constraint":[176],"resource.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}