{"id":"https://openalex.org/W2997326160","doi":"https://doi.org/10.1109/iccad45719.2019.8942125","title":"Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems","display_name":"Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2997326160","doi":"https://doi.org/10.1109/iccad45719.2019.8942125","mag":"2997326160"},"language":"en","primary_location":{"id":"doi:10.1109/iccad45719.2019.8942125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080499552","display_name":"Chak-Wa Pui","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chak-Wa Pui","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080499552"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.2385,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57159001,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8611290454864502},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.7430261969566345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7077150940895081},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5759318470954895},{"id":"https://openalex.org/keywords/lagrangian-relaxation","display_name":"Lagrangian relaxation","score":0.5557472109794617},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5370048880577087},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.43254366517066956},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37241917848587036},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3392762839794159},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3359869420528412},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32201087474823},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2769738435745239},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15619438886642456}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8611290454864502},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.7430261969566345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7077150940895081},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5759318470954895},{"id":"https://openalex.org/C91765299","wikidata":"https://www.wikidata.org/wiki/Q3424292","display_name":"Lagrangian relaxation","level":2,"score":0.5557472109794617},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5370048880577087},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.43254366517066956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37241917848587036},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3392762839794159},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3359869420528412},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32201087474823},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2769738435745239},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15619438886642456},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad45719.2019.8942125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.44999998807907104,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1584753249","https://openalex.org/W1992578807","https://openalex.org/W2054922540","https://openalex.org/W2067247067","https://openalex.org/W2068041061","https://openalex.org/W2075490772","https://openalex.org/W2108795346","https://openalex.org/W2127269626","https://openalex.org/W2131729827","https://openalex.org/W2135197936","https://openalex.org/W2141907973","https://openalex.org/W2148658001","https://openalex.org/W2261042505","https://openalex.org/W2328615082","https://openalex.org/W2533722497","https://openalex.org/W2584883722","https://openalex.org/W2585649541","https://openalex.org/W2607715616","https://openalex.org/W2770762651","https://openalex.org/W2787523326","https://openalex.org/W2789489838","https://openalex.org/W2886700560","https://openalex.org/W2899799513","https://openalex.org/W2964929543"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W2258948885","https://openalex.org/W2077797752"],"abstract_inverted_index":{"To":[0],"increase":[1,182],"the":[2,28,32,42,50,60,81,109,114,125,138,157,172,178,185],"resource":[3],"utilization":[4],"in":[5,69],"multi-FPGA":[6,71],"systems,":[7,72],"time-division":[8],"multiplexing":[9],"(TDM)":[10],"is":[11,104,118],"a":[12,18,53,75,93],"widely":[13],"used":[14,106],"technique":[15],"to":[16,58,79,107,137,156],"accommodate":[17],"large":[19],"number":[20],"of":[21,45,52,84,177],"inter-FPGA":[22,33,85,169],"signals.":[23],"However,":[24],"with":[25,151,166],"this":[26,56],"technique,":[27],"delay":[29],"imposed":[30],"by":[31],"connections":[34],"becomes":[35,188],"significant.":[36],"Previous":[37],"research":[38],"has":[39],"shown":[40],"that":[41,113,144],"TDM":[43,82,110],"ratios":[44,83,111],"signals":[46],"can":[47,147],"greatly":[48],"affect":[49],"performance":[51],"system.":[54],"In":[55],"paper,":[57],"minimize":[59],"system":[61],"clock":[62],"period":[63],"and":[64,174],"support":[65],"more":[66],"practical":[67],"constraints":[68],"modern":[70],"we":[73,122],"propose":[74],"two-step":[76],"analytical":[77],"framework":[78,146,162],"optimize":[80],"nets.":[86],"A":[87,99],"Lagrangian":[88],"relaxation-based":[89],"method":[90],"first":[91],"gives":[92],"continuous":[94],"result":[95],"under":[96],"relaxed":[97],"constraints.":[98],"binary":[100],"search-based":[101],"discretization":[102],"algorithm":[103],"then":[105],"finalize":[108],"such":[112],"resulted":[115],"maximum":[116],"displacement":[117],"optimal.":[119],"For":[120],"comparison,":[121],"also":[123],"solve":[124],"problem":[126],"using":[127],"linear":[128],"programming":[129],"(LP)-based":[130],"methods,":[131],"which":[132],"have":[133],"guaranteed":[134],"error":[135],"bounds":[136],"optimal":[139],"solutions.":[140],"Experimental":[141],"results":[142],"show":[143],"our":[145,161],"achieve":[148],"similar":[149],"quality":[150],"much":[152],"shorter":[153],"runtime":[154,173],"compared":[155],"LP-based":[158,179],"methods.":[159],"Moreover,":[160],"scales":[163],"for":[164],"designs":[165],"over":[167],"45000":[168],"nets":[170],"while":[171],"memory":[175],"usage":[176],"methods":[180],"will":[181],"dramatically":[183],"as":[184],"design":[186],"scale":[187],"larger.":[189]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}