{"id":"https://openalex.org/W2998631742","doi":"https://doi.org/10.1109/iccad45719.2019.8942089","title":"ReDESK: A Reconfigurable Dataflow Engine for Sparse Kernels on Heterogeneous Platforms","display_name":"ReDESK: A Reconfigurable Dataflow Engine for Sparse Kernels on Heterogeneous Platforms","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2998631742","doi":"https://doi.org/10.1109/iccad45719.2019.8942089","mag":"2998631742"},"language":"en","primary_location":{"id":"doi:10.1109/iccad45719.2019.8942089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080882875","display_name":"Kai L\u00fc","orcid":"https://orcid.org/0000-0001-7147-0278"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kai Lu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070301498","display_name":"Zhaoshi Li","orcid":"https://orcid.org/0000-0003-0786-9350"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaoshi Li","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100388781","display_name":"Jiawei Wang","orcid":"https://orcid.org/0000-0002-8844-4612"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Wang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8341339826583862},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8033099174499512},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7550387978553772},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.6456413269042969},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5790454745292664},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5572985410690308},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5208359360694885},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.4672287404537201},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4574015736579895},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.44938769936561584},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4202575385570526},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36565089225769043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27868831157684326},{"id":"https://openalex.org/keywords/gaussian","display_name":"Gaussian","score":0.23176804184913635}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8341339826583862},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8033099174499512},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7550387978553772},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.6456413269042969},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5790454745292664},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5572985410690308},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5208359360694885},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.4672287404537201},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4574015736579895},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.44938769936561584},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4202575385570526},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36565089225769043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27868831157684326},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.23176804184913635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad45719.2019.8942089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W114770597","https://openalex.org/W1506342804","https://openalex.org/W1969102784","https://openalex.org/W1973542104","https://openalex.org/W1979692872","https://openalex.org/W1981252059","https://openalex.org/W1997231251","https://openalex.org/W2004455575","https://openalex.org/W2035080386","https://openalex.org/W2035924020","https://openalex.org/W2040743375","https://openalex.org/W2081874478","https://openalex.org/W2106111377","https://openalex.org/W2113921339","https://openalex.org/W2124408528","https://openalex.org/W2166000469","https://openalex.org/W2294458850","https://openalex.org/W2405102949","https://openalex.org/W2535419693","https://openalex.org/W2559809597","https://openalex.org/W3003829827","https://openalex.org/W4235578650","https://openalex.org/W4241365061","https://openalex.org/W4245683599","https://openalex.org/W4247828381","https://openalex.org/W4365800001","https://openalex.org/W6728656294"],"related_works":["https://openalex.org/W2355267286","https://openalex.org/W4377693460","https://openalex.org/W4320067870","https://openalex.org/W2670084885","https://openalex.org/W2040778456","https://openalex.org/W3089727897","https://openalex.org/W4229759254","https://openalex.org/W2905159200","https://openalex.org/W2151773378","https://openalex.org/W2403596187"],"abstract_inverted_index":{"Sparse":[0,87],"Matrix-Vector":[1],"Multiplication":[2],"(SpMV)":[3],"is":[4,56,109,169],"the":[5,38,65,98,128,133,151],"most":[6],"important":[7],"sparse":[8,106,155],"linear":[9],"algebra":[10],"kernel":[11],"in":[12,50,58],"both":[13],"scientific":[14],"and":[15,24,33,116],"engineering":[16],"applications.":[17],"Due":[18],"to":[19],"its":[20],"irregular":[21],"control":[22],"flow":[23],"data":[25,112],"access":[26],"pattern,":[27],"Von":[28],"Neumann":[29],"architectures":[30],"like":[31],"CPUs":[32],"GPUs":[34],"cannot":[35],"fully":[36,96,126],"exploit":[37,97],"inherent":[39],"parallelism":[40],"of":[41,60,67,71,74,105,132,135,148,153,165],"S":[42],"pMV.":[43],"Although":[44],"FPGAs":[45],"can":[46,125],"efficiently":[47],"accelerate":[48],"SpMV":[49,136,175],"a":[51,82,102,146],"dataflow":[52],"manner,":[53],"their":[54],"performance":[55],"degraded":[57],"face":[59],"large":[61],"matrices":[62,149],"that":[63,108],"exceed":[64],"capacity":[66],"on-chip":[68],"memory":[69,129],"because":[70],"excessive":[72],"rescheduling":[73],"data.":[75],"In":[76,121],"this":[77,122],"paper":[78],"we":[79,100],"propose":[80],"ReDESK,":[81],"Reconfigurable":[83],"Dataflow":[84],"Engine":[85],"for":[86,89,111],"Kernels,":[88],"emerging":[90],"tightly-coupled":[91],"CPU-FPGA":[92],"heterogeneous":[93],"platforms.":[94],"To":[95],"heterogeneity,":[99],"design":[101],"novel":[103],"representation":[104],"matrix":[107,156],"tailored":[110],"prefetching":[113],"on":[114,119,141,176],"CPU-side":[115],"streaming":[117],"processing":[118],"FPGA-side.":[120],"way":[123],"ReDESK":[124,140],"utilize":[127],"bandwidth":[130,163],"regardless":[131],"scale":[134],"problem.":[137],"We":[138],"evaluate":[139],"Intel":[142],"HARP-2":[143],"platform":[144],"with":[145],"set":[147],"from":[150],"University":[152],"Florida":[154],"collection.":[157],"The":[158],"result":[159],"demonstrates":[160],"an":[161],"average":[162],"utilization":[164],"0.094":[166],"GFLOP/GB,":[167],"which":[168],"1.6-4.3x":[170],"more":[171],"efficient":[172],"than":[173],"previous":[174],"FPGAs.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}