{"id":"https://openalex.org/W2998118341","doi":"https://doi.org/10.1109/iccad45719.2019.8942042","title":"Clock Gating Synthesis of Netlist with Cyclic Logic Paths","display_name":"Clock Gating Synthesis of Netlist with Cyclic Logic Paths","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2998118341","doi":"https://doi.org/10.1109/iccad45719.2019.8942042","mag":"2998118341"},"language":"en","primary_location":{"id":"doi:10.1109/iccad45719.2019.8942042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001343991","display_name":"Yonghwi Kwon","orcid":"https://orcid.org/0000-0001-5902-7900"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yonghwi Kwon","raw_affiliation_strings":["School of EE, KAIST, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EE, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031562748","display_name":"Inhak Han","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Inhak Han","raw_affiliation_strings":["Baum, Concord, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Baum, Concord, MA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["School of EE, KAIST, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EE, KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15492241,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9614615440368652},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8699149489402771},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.832323431968689},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5820176005363464},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5441400408744812},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43725109100341797},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4334968328475952},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4131772220134735},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31518447399139404},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.30034923553466797},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2647658586502075},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24262017011642456}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9614615440368652},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8699149489402771},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.832323431968689},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5820176005363464},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5441400408744812},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43725109100341797},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4334968328475952},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4131772220134735},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31518447399139404},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.30034923553466797},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2647658586502075},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24262017011642456},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad45719.2019.8942042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1992328013","https://openalex.org/W1996445094","https://openalex.org/W2124618076","https://openalex.org/W2137564865","https://openalex.org/W2152406824","https://openalex.org/W2507678644"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W2416253771","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W4247180033","https://openalex.org/W2117814846","https://openalex.org/W2998118341","https://openalex.org/W4249038728","https://openalex.org/W1571059036"],"abstract_inverted_index":{"Gate-level":[0],"clock":[1,6,122],"gating":[2,7,14,27,61,123],"is":[3,65,73,88,93,101],"to":[4,74],"synthesize":[5],"structure":[8],"(grouping":[9],"of":[10,16,43,78,81,107,126],"registers":[11],"and":[12,41,90],"extracting":[13],"function":[15,28,62],"each":[17,82],"group)":[18],"from":[19,32,50],"a":[20,25,33,76,115,118],"netlist.":[21],"We":[22],"note":[23],"that":[24,37,53,85,98],"simpler":[26],"can":[29],"be":[30],"derived":[31,60],"cyclic":[34,56,79],"logic":[35],"path":[36],"connects":[38],"the":[39,44,51,55,59],"input":[40],"output":[42],"same":[45],"register.":[46],"Another":[47],"benefit":[48],"comes":[49],"fact":[52],"simplifying":[54],"paths":[57,80],"using":[58],"as":[63,114],"don't-care":[64],"straightforward.":[66],"A":[67],"key":[68],"problem":[69],"in":[70],"this":[71],"approach":[72],"extract":[75],"set":[77],"register,":[83],"such":[84],"power":[86,99,127],"consumption":[87,100],"minimized":[89],"circuit":[91],"timing":[92],"left":[94],"intact.":[95],"Experiments":[96],"demonstrate":[97],"reduced":[102],"by":[103],"49%":[104],"on":[105],"average":[106],"test":[108],"circuits":[109],"(with":[110],"initial":[111],"ungated":[112],"netlist":[113],"reference),":[116],"while":[117],"sample":[119],"previous":[120],"gate-level":[121],"achieves":[124],"34%":[125],"saving.":[128]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}