{"id":"https://openalex.org/W2998336129","doi":"https://doi.org/10.1109/iccad45719.2019.8942040","title":"Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification","display_name":"Spec&Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2998336129","doi":"https://doi.org/10.1109/iccad45719.2019.8942040","mag":"2998336129"},"language":"en","primary_location":{"id":"doi:10.1109/iccad45719.2019.8942040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036918040","display_name":"Marleson Graf","orcid":"https://orcid.org/0000-0003-3636-1126"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marleson Graf","raw_affiliation_strings":["Federal University of Santa Catarina, Florianpolis, SC, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina, Florianpolis, SC, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013441804","display_name":"Olav P. Henschel","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Olav P. Henschel","raw_affiliation_strings":["Federal University of Santa Catarina, Florianpolis, SC, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina, Florianpolis, SC, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090100671","display_name":"Rafael P. Alevato","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rafael P. Alevato","raw_affiliation_strings":["Federal University of Santa Catarina, Florianpolis, SC, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina, Florianpolis, SC, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033216070","display_name":"Luiz C. V. dos Santos","orcid":"https://orcid.org/0000-0002-9384-8347"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luiz C.V. dos Santos","raw_affiliation_strings":["Federal University of Santa Catarina, Florianpolis, SC, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Santa Catarina, Florianpolis, SC, Brazil","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4104125"],"apc_list":null,"apc_paid":null,"fwci":0.1211,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50050051,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"761319","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8255003094673157},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7473651766777039},{"id":"https://openalex.org/keywords/consistency-model","display_name":"Consistency model","score":0.6070106625556946},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.562554121017456},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5388557314872742},{"id":"https://openalex.org/keywords/sequential-consistency","display_name":"Sequential consistency","score":0.5048969388008118},{"id":"https://openalex.org/keywords/atomicity","display_name":"Atomicity","score":0.48232075572013855},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.47336527705192566},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4713168740272522},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45743706822395325},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.43643322587013245},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4363243579864502},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4183329939842224},{"id":"https://openalex.org/keywords/false-positive-paradox","display_name":"False positive paradox","score":0.4175451397895813},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4118277132511139},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38344109058380127},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35649609565734863},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18125981092453003},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.13116878271102905},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.12921875715255737},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.1076420247554779},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10039055347442627},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.09145474433898926}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8255003094673157},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7473651766777039},{"id":"https://openalex.org/C37279795","wikidata":"https://www.wikidata.org/wiki/Q2492305","display_name":"Consistency model","level":3,"score":0.6070106625556946},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.562554121017456},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5388557314872742},{"id":"https://openalex.org/C82029504","wikidata":"https://www.wikidata.org/wiki/Q4373882","display_name":"Sequential consistency","level":4,"score":0.5048969388008118},{"id":"https://openalex.org/C188045909","wikidata":"https://www.wikidata.org/wiki/Q3306359","display_name":"Atomicity","level":3,"score":0.48232075572013855},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.47336527705192566},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4713168740272522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45743706822395325},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.43643322587013245},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4363243579864502},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4183329939842224},{"id":"https://openalex.org/C64869954","wikidata":"https://www.wikidata.org/wiki/Q1859747","display_name":"False positive paradox","level":2,"score":0.4175451397895813},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4118277132511139},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38344109058380127},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35649609565734863},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18125981092453003},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.13116878271102905},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.12921875715255737},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.1076420247554779},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10039055347442627},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.09145474433898926},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad45719.2019.8942040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad45719.2019.8942040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1545792627","https://openalex.org/W1555915743","https://openalex.org/W1808398105","https://openalex.org/W1857467995","https://openalex.org/W2029601347","https://openalex.org/W2042831455","https://openalex.org/W2051821475","https://openalex.org/W2054739713","https://openalex.org/W2093088761","https://openalex.org/W2141618784","https://openalex.org/W2147657366","https://openalex.org/W2151460056","https://openalex.org/W2153636750","https://openalex.org/W2166422778","https://openalex.org/W2325421623","https://openalex.org/W2507977852","https://openalex.org/W2605308338","https://openalex.org/W2738891045","https://openalex.org/W3104212406","https://openalex.org/W4235687642"],"related_works":["https://openalex.org/W2036306661","https://openalex.org/W2044887272","https://openalex.org/W246909719","https://openalex.org/W118795575","https://openalex.org/W2138711299","https://openalex.org/W1906213980","https://openalex.org/W4254064645","https://openalex.org/W1979030370","https://openalex.org/W4249870896","https://openalex.org/W2171564459"],"abstract_inverted_index":{"Multicore":[0],"architectures":[1],"are":[2],"likely":[3],"to":[4,91,114,238],"largely":[5],"relax":[6],"sequential":[7],"consistency":[8,46,72,104],"constraints":[9],"on":[10,14,136,146],"store":[11],"atomicity":[12],"and":[13,19,48,98,145,235],"the":[15,37,50,62,83,116,152,158,167,176,191,200,210,221,230],"ordering":[16],"between":[17],"loads":[18],"stores,":[20],"while":[21],"preserving":[22],"a":[23,28,163,171],"coherent":[24],"shared-memory":[25],"abstraction.":[26],"As":[27],"result,":[29],"multicore":[30],"chip":[31],"design":[32,159],"verification":[33,217],"is":[34,68,80,112],"challenged":[35],"by":[36,49,57],"higher":[38,92,99],"number":[39],"of":[40,77,154,185,199,225,232],"valid":[41],"execution":[42],"witnesses":[43],"resulting":[44,219],"from":[45,122,220],"relaxation":[47],"larger":[51],"coherence":[52,78],"protocol's":[53],"state":[54],"space":[55],"induced":[56],"growing":[58],"core":[59],"counts.":[60],"On":[61,82],"one":[63],"hand,":[64,85],"litmus":[65],"test":[66,87,178,201],"generation":[67,88],"effective":[69],"in":[70],"exposing":[71],"bugs,":[73],"but":[74,94],"their":[75],"coverage":[76],"events":[79],"limited.":[81],"other":[84],"random":[86],"(RTG)":[89],"leads":[90],"coverage,":[93],"requires":[95],"specialized":[96],"checkers":[97],"observability":[100,148],"for":[101,141,150,197],"detecting":[102],"subtle":[103],"errors.":[105],"Unfortunately,":[106],"under":[107,166],"RTG,":[108],"no":[109],"reported":[110],"checker":[111,164,193,212],"able":[113],"handle":[115],"non-multiple-copy":[117],"atomic":[118],"(nMCA)":[119],"stores":[120],"arising":[121],"full":[123],"relaxation.":[124],"This":[125],"paper":[126],"proposes":[127],"an":[128,137,147],"approach":[129,169],"that":[130,132],"bridges":[131],"gap.":[133],"It":[134],"relies":[135],"nMCA-compliant":[138],"abstract":[139],"specification":[140,224],"shared":[142],"memory":[143,226],"behavior":[144,227],"template":[149],"guiding":[151],"insertion":[153],"proper":[155],"monitors":[156],"into":[157],"representation.":[160],"We":[161],"compared":[162],"built":[165,181],"novel":[168],"with":[170,182],"conventional":[172,192],"one,":[173],"when":[174,203],"running":[175],"same":[177],"suites,":[179],"each":[180],"many":[183],"programs":[184],"fixed":[186],"size.":[187],"For":[188],"4K-instruction":[189],"programs,":[190],"raised":[194,213],"false":[195],"positives":[196],"1/3":[198],"suites":[202],"targeting":[204],"correct":[205],"32-core":[206],"nMCA":[207],"designs,":[208],"whereas":[209],"new":[211],"none.":[214],"The":[215],"improved":[216],"quality":[218],"more":[222],"general":[223],"came":[228],"at":[229],"expense":[231],"negligible":[233],"overhead,":[234],"often":[236],"led":[237],"effort":[239],"reduction.":[240]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}