{"id":"https://openalex.org/W2773785779","doi":"https://doi.org/10.1109/iccad.2017.8203879","title":"UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper)","display_name":"UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper)","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2773785779","doi":"https://doi.org/10.1109/iccad.2017.8203879","mag":"2773785779"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2017.8203879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2017.8203879","pdf_url":null,"source":{"id":"https://openalex.org/S4363608376","display_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034982668","display_name":"Wuxi Li","orcid":"https://orcid.org/0000-0002-9887-5109"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wuxi Li","raw_affiliation_strings":["ECE Department, University of Texas at Austin, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Texas at Austin, Austin, Texas, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100457502","display_name":"Meng Li","orcid":"https://orcid.org/0000-0002-7212-2264"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meng Li","raw_affiliation_strings":["ECE Department, University of Texas at Austin, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Texas at Austin, Austin, Texas, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100341600","display_name":"Jiajun Wang","orcid":"https://orcid.org/0000-0003-0715-1269"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiajun Wang","raw_affiliation_strings":["ECE Department, University of Texas at Austin, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Texas at Austin, Austin, Texas, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["ECE Department, University of Texas at Austin, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Texas at Austin, Austin, Texas, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034982668"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.5494,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80044983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"922","last_page":"928"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8535280227661133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7711528539657593},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7660043239593506},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6367180347442627},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6035653948783875},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5100734829902649},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.45560139417648315},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4145072102546692},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33585548400878906},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2924133539199829},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.22616836428642273},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13610482215881348},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.12839138507843018}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8535280227661133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7711528539657593},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7660043239593506},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6367180347442627},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6035653948783875},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5100734829902649},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.45560139417648315},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4145072102546692},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33585548400878906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2924133539199829},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.22616836428642273},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13610482215881348},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12839138507843018},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2017.8203879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2017.8203879","pdf_url":null,"source":{"id":"https://openalex.org/S4363608376","display_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1575153928","https://openalex.org/W1986026297","https://openalex.org/W2007936887","https://openalex.org/W2020549672","https://openalex.org/W2034955031","https://openalex.org/W2075137913","https://openalex.org/W2079559808","https://openalex.org/W2120129706","https://openalex.org/W2135606070","https://openalex.org/W2138206217","https://openalex.org/W2139637699","https://openalex.org/W2154014710","https://openalex.org/W2154302973","https://openalex.org/W2158961316","https://openalex.org/W2162141797","https://openalex.org/W2163961680","https://openalex.org/W2533722497","https://openalex.org/W2535860792","https://openalex.org/W2538165366","https://openalex.org/W2738078952","https://openalex.org/W4244967938","https://openalex.org/W4248250301","https://openalex.org/W4249211602","https://openalex.org/W4249999223","https://openalex.org/W6659185943","https://openalex.org/W6680484343","https://openalex.org/W6728590132"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2891987081","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W3183044703","https://openalex.org/W1608572506","https://openalex.org/W1875577501"],"abstract_inverted_index":{"Global":[0],"placement":[1,21,76,103],"is":[2],"a":[3,39,59],"major":[4,50],"runtime":[5],"bottleneck":[6],"of":[7,58,88],"modern":[8,43,89],"FPGA":[9,14,44],"physical":[10],"synthesis.":[11],"As":[12],"the":[13,56],"capacity":[15],"grows":[16],"rapidly,":[17],"new":[18],"innovative":[19],"global":[20,45],"approaches":[22],"are":[23,52],"in":[24],"great":[25],"demand":[26],"for":[27,42],"more":[28,94],"efficient":[29],"circuit":[30],"mapping":[31],"and":[32,72,92],"prototyping.":[33],"In":[34],"this":[35],"paper,":[36],"we":[37],"propose":[38],"parallelization":[40],"framework":[41],"placement,":[46],"UTPlaceF":[47,82],"3.0.":[48],"Two":[49],"techniques":[51],"presented":[53],"to":[54],"boost":[55],"performance":[57],"state-of-the-art":[60],"quadratic":[61],"placer":[62],"with":[63,101],"only":[64],"small":[65],"quality":[66],"degradation:":[67],"1)":[68],"placement-driven":[69],"block-Jacobi":[70],"preconditioning":[71],"2)":[73],"parallelized":[74],"incremental":[75],"correction.":[77],"Experimental":[78],"results":[79],"show":[80],"that":[81],"3.0":[83],"can":[84],"take":[85],"full":[86],"advantages":[87],"multi-core":[90],"CPUs":[91],"achieves":[93],"than":[95],"5X":[96],"speedup":[97],"over":[98],"sequential":[99],"implementation":[100],"competitive":[102],"quality.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}