{"id":"https://openalex.org/W4255897758","doi":"https://doi.org/10.1109/iccad.2017.8203844","title":"HLScope+,: Fast and accurate performance estimation for FPGA HLS","display_name":"HLScope+,: Fast and accurate performance estimation for FPGA HLS","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W4255897758","doi":"https://doi.org/10.1109/iccad.2017.8203844"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2017.8203844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2017.8203844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047734813","display_name":"Young Choi","orcid":"https://orcid.org/0000-0001-5829-4425"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Young-kyu Choi","raw_affiliation_strings":["Falcon Computing Solutions","University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Falcon Computing Solutions","institution_ids":[]},{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100364185","display_name":"Peng Zhang","orcid":"https://orcid.org/0000-0002-8403-8289"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peng Zhang","raw_affiliation_strings":["Falcon Computing Solutions"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Falcon Computing Solutions","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432722","display_name":"Peng Li","orcid":"https://orcid.org/0000-0002-5983-2384"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Tsinghua University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2823,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.91063071,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"691","last_page":"698"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8214703798294067},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7144383788108826},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6090807914733887},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5792834758758545},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5168764591217041},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4765085279941559},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4710438549518585},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.4634968936443329},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3252672553062439},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2851219177246094},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12116232514381409}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8214703798294067},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7144383788108826},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6090807914733887},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5792834758758545},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5168764591217041},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4765085279941559},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4710438549518585},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.4634968936443329},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3252672553062439},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2851219177246094},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12116232514381409}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2017.8203844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2017.8203844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2012114780","https://openalex.org/W2026383319","https://openalex.org/W2094756095","https://openalex.org/W2106401215","https://openalex.org/W2107356030","https://openalex.org/W2151174323","https://openalex.org/W2165284728","https://openalex.org/W2169782229","https://openalex.org/W2294418876","https://openalex.org/W2405102949","https://openalex.org/W2584275757","https://openalex.org/W2624897816","https://openalex.org/W2724385931","https://openalex.org/W4231250608","https://openalex.org/W4233718422","https://openalex.org/W4245440340","https://openalex.org/W6657202662","https://openalex.org/W6674479107","https://openalex.org/W6712987160","https://openalex.org/W6813102376"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W3206586607","https://openalex.org/W2802530065","https://openalex.org/W1831349210","https://openalex.org/W1603163876","https://openalex.org/W2106574988"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"tools":[3,60],"have":[4,48],"vastly":[5],"increased":[6],"the":[7,21,32,42,51,65,95,115,128,142,190],"productivity":[8],"of":[9,44,64,166,186],"field-programmable":[10],"gate":[11],"array":[12],"(FPGA)":[13],"programmers":[14,37],"with":[15,67,81,127,161],"design":[16,46],"automation":[17],"and":[18,168,172],"abstraction.":[19],"However,":[20],"side":[22],"effect":[23],"is":[24,55,125,182],"that":[25,57,124,140,154],"many":[26],"architectural":[27],"details":[28],"are":[29],"hidden":[30],"from":[31],"programmers.":[33],"As":[34],"a":[35,68,104,120,158],"result,":[36],"who":[38],"wish":[39],"to":[40,76,109],"improve":[41],"performance":[43,52,66],"their":[45,86],"often":[47,74],"difficulty":[49],"identifying":[50],"bottleneck.":[53],"It":[54],"true":[56],"current":[58],"HLS":[59,129],"provide":[61],"some":[62],"estimate":[63,160],"fixed":[69],"loop":[70],"count,":[71],"but":[72],"they":[73],"fail":[75],"do":[77],"so":[78],"for":[79,144,170,176],"programs":[80],"input-dependent":[82],"execution":[83],"behavior.":[84],"Also,":[85],"external":[87],"memory":[88,99],"latency":[89],"model":[90],"does":[91],"not":[92],"accurately":[93,146],"fit":[94],"actual":[96],"bus-based":[97],"shared":[98],"architecture.":[100],"This":[101],"work":[102],"describes":[103],"high-level":[105],"cycle":[106,121,159],"estimation":[107,122],"methodology":[108],"solve":[110],"these":[111],"problems.":[112],"To":[113],"reduce":[114],"time":[116],"overhead,":[117],"we":[118],"propose":[119],"process":[123],"combined":[126],"software":[130],"simulation.":[131],"We":[132],"also":[133],"present":[134],"an":[135,162],"automatic":[136],"code":[137],"instrumentation":[138],"technique":[139],"finds":[141],"reason":[143],"stall":[145],"in":[147],"on-board":[148],"execution.":[149],"The":[150,179],"experimental":[151],"results":[152],"show":[153],"our":[155],"framework":[156],"provides":[157],"average":[163],"error":[164],"rate":[165],"1.1%":[167],"5.0%":[169],"compute-":[171],"DRAM-bound":[173],"modules,":[174],"respectively,":[175],"ADM-PCIE-7V3":[177],"board.":[178],"proposed":[180],"metmethodhod":[181],"about":[183],"two":[184],"orders":[185],"magnitude":[187],"faster":[188],"than":[189],"FPGA":[191],"bitstream":[192],"generation.":[193]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}