{"id":"https://openalex.org/W4256263672","doi":"https://doi.org/10.1109/iccad.2017.8203819","title":"A novel damped-wave framework for macro placement","display_name":"A novel damped-wave framework for macro placement","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W4256263672","doi":"https://doi.org/10.1109/iccad.2017.8203819"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2017.8203819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2017.8203819","pdf_url":null,"source":{"id":"https://openalex.org/S4363608376","display_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104073952","display_name":"Chin-Hao Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chin-Hao Chang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089860877","display_name":"Tung-Chieh Chen","orcid":"https://orcid.org/0009-0000-3163-3634"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tung-Chieh Chen","raw_affiliation_strings":["Maxeda Technology Incorporation, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Maxeda Technology Incorporation, Hsinchu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5104073952"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":2.5823,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.90616019,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"504","last_page":"511"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.8849512338638306},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7298185229301453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7059631943702698},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.596967875957489},{"id":"https://openalex.org/keywords/constructive","display_name":"Constructive","score":0.581813633441925},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5228998064994812},{"id":"https://openalex.org/keywords/curse-of-dimensionality","display_name":"Curse of dimensionality","score":0.42158788442611694},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3625364899635315},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3565501570701599},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3367381989955902},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.324200302362442},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.30143654346466064},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2151656448841095},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1534227430820465},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1365375518798828},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13386374711990356},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.10565832257270813}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.8849512338638306},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7298185229301453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7059631943702698},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.596967875957489},{"id":"https://openalex.org/C2778701210","wikidata":"https://www.wikidata.org/wiki/Q28130034","display_name":"Constructive","level":3,"score":0.581813633441925},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5228998064994812},{"id":"https://openalex.org/C111030470","wikidata":"https://www.wikidata.org/wiki/Q1430460","display_name":"Curse of dimensionality","level":2,"score":0.42158788442611694},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3625364899635315},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3565501570701599},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3367381989955902},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.324200302362442},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.30143654346466064},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2151656448841095},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1534227430820465},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1365375518798828},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13386374711990356},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.10565832257270813},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2017.8203819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2017.8203819","pdf_url":null,"source":{"id":"https://openalex.org/S4363608376","display_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1525696892","https://openalex.org/W1969091636","https://openalex.org/W1996746141","https://openalex.org/W2002525234","https://openalex.org/W2003145440","https://openalex.org/W2024060531","https://openalex.org/W2043679008","https://openalex.org/W2055907840","https://openalex.org/W2100740271","https://openalex.org/W2123354623","https://openalex.org/W2128096722","https://openalex.org/W2129115040","https://openalex.org/W2132693178","https://openalex.org/W2155230244","https://openalex.org/W2160181657","https://openalex.org/W2167190617","https://openalex.org/W2167851545","https://openalex.org/W2170555137","https://openalex.org/W2293911681","https://openalex.org/W4256464978","https://openalex.org/W6661169969","https://openalex.org/W6665506746","https://openalex.org/W6678404364","https://openalex.org/W6682794600"],"related_works":["https://openalex.org/W2503825388","https://openalex.org/W2542137666","https://openalex.org/W2345938231","https://openalex.org/W2120985183","https://openalex.org/W2171793444","https://openalex.org/W2024392966","https://openalex.org/W2167755864","https://openalex.org/W4245549415","https://openalex.org/W3021210272","https://openalex.org/W2976181145"],"abstract_inverted_index":{"In":[0,176],"this":[1],"paper,":[2],"we":[3],"present":[4,76],"a":[5,67,77,148,181],"damped-wave":[6,157],"constructive":[7,62],"macro":[8,55,109,132],"placement":[9,100,137,144],"framework":[10,41,159],"which":[11,29,191],"packs":[12],"big":[13],"macros":[14,63,124],"to":[15,57,65,70,81,122,125,194],"optimize":[16],"both":[17,43],"wirelength":[18,170,173],"and":[19,25,34,45,60,96,111,147,160,165,171,174],"routability":[20],"simultaneously.":[21],"Unlike":[22],"traditional":[23],"V-shaped":[24],"\u039b-shaped":[26],"multilevel":[27,158],"frameworks":[28,187],"might":[30],"lack":[31],"respective":[32],"local":[33,44],"global":[35,46],"information":[36,47],"during":[37,131],"processing,":[38],"our":[39,156,178],"dampedwave":[40],"considers":[42],"by":[48],"the":[49,83,88,94,97,118,135],"following":[50],"two":[51],"major":[52],"techniques:":[53],"(1)":[54],"clustering":[56],"improve":[58],"scalability,":[59],"(2)":[61],"declustering":[64],"assist":[66],"standard-cell":[68,91,99],"placer":[69],"obtain":[71],"better":[72],"solutions.":[73],"We":[74,115],"also":[75],"macro-grouping":[78],"cost":[79,161],"model":[80,121],"remedy":[82],"key":[84],"drawback":[85],"of":[86,90,138],"ignoring":[87],"mismatches":[89],"locations":[92],"between":[93],"prototyping":[95],"final":[98],"stages":[101],"in":[102,167],"existing":[103],"three-stage":[104],"mixed-size":[105,150],"placers":[106],"(containing":[107],"prototyping,":[108],"placement,":[110,133],"standard":[112,139],"cell":[113],"placement).":[114],"further":[116],"propose":[117],"regularity":[119],"penalty":[120],"guide":[123],"form":[126],"an":[127],"integral,":[128],"regular":[129],"region":[130],"facilitating":[134],"succeeding":[136],"cell.":[140],"Compared":[141],"with":[142,199],"manual":[143],"from":[145],"industrial":[146],"leading":[149],"placer,":[151],"experimental":[152],"results":[153],"show":[154],"that":[155],"models":[162],"are":[163],"efficient":[164],"effective":[166,186],"reducing":[168],"half-perimeter":[169],"routed":[172],"overflows.":[175],"particular,":[177],"work":[179],"provides":[180],"new":[182],"research":[183],"direction":[184],"on":[185],"for":[188],"large-scale":[189],"designs,":[190],"readily":[192],"apply":[193],"many":[195],"optimization":[196],"problems":[197],"limited":[198],"scalability.":[200]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}