{"id":"https://openalex.org/W4251658057","doi":"https://doi.org/10.1109/iccad.2017.8203753","title":"Leveraging value locality for efficient design of a hybrid cache in multicore processors","display_name":"Leveraging value locality for efficient design of a hybrid cache in multicore processors","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W4251658057","doi":"https://doi.org/10.1109/iccad.2017.8203753"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2017.8203753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2017.8203753","pdf_url":null,"source":{"id":"https://openalex.org/S4363608376","display_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103253382","display_name":"Mohammad Arjomand","orcid":"https://orcid.org/0000-0003-1213-7349"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Arjomand","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, US","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084490632","display_name":"Amin Jadidi","orcid":"https://orcid.org/0000-0002-6208-4540"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amin Jadidi","raw_affiliation_strings":["Pennsylvania State University, University Park, PA, US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, University Park, PA, US","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007116603","display_name":"Mahmut Kandemir","orcid":"https://orcid.org/0000-0002-9940-9951"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahmut T. Kandemir","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054027488","display_name":"Chita R. Das","orcid":"https://orcid.org/0000-0002-4746-7578"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chita R. Das","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3009,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59310345,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"39","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8103363513946533},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7676973342895508},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7004477381706238},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6427226662635803},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5242241621017456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5215775370597839},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5128862857818604},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4954882860183716},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.46210798621177673},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.323455274105072},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2677414119243622}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8103363513946533},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7676973342895508},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7004477381706238},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6427226662635803},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5242241621017456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5215775370597839},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5128862857818604},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4954882860183716},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.46210798621177673},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.323455274105072},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2677414119243622},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2017.8203753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2017.8203753","pdf_url":null,"source":{"id":"https://openalex.org/S4363608376","display_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1541467180","https://openalex.org/W1978085294","https://openalex.org/W1984574424","https://openalex.org/W2010202670","https://openalex.org/W2084007230","https://openalex.org/W2095872092","https://openalex.org/W2105102111","https://openalex.org/W2105112345","https://openalex.org/W2108048675","https://openalex.org/W2116826022","https://openalex.org/W2132111537","https://openalex.org/W2143807959","https://openalex.org/W2147657366","https://openalex.org/W2170382128","https://openalex.org/W2505929033","https://openalex.org/W2774984254","https://openalex.org/W3147620158","https://openalex.org/W4232132130","https://openalex.org/W4236002841","https://openalex.org/W4236340184","https://openalex.org/W4250372751","https://openalex.org/W6632555794","https://openalex.org/W6652940909","https://openalex.org/W6676647767","https://openalex.org/W6677325608","https://openalex.org/W6678289266","https://openalex.org/W6679871945"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2154109900","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3019683061","https://openalex.org/W3147501184"],"abstract_inverted_index":{"Owing":[0],"to":[1,39,70,98,169,179,190],"negligible":[2],"leakage":[3],"current,":[4],"high":[5,25],"density":[6],"and":[7,24,57,140,149,195,212],"superior":[8],"scalability,":[9],"Spin-Transfer":[10],"Torque":[11],"RAM":[12],"(STT-RAM)":[13],"technology":[14],"becomes":[15],"one":[16],"of":[17,41,60,67,85,92,108,137,173,183,210],"the":[18,58,65,83,90,197],"promising":[19],"candidates":[20],"for":[21,154,206],"low":[22],"power":[23,171],"capacity":[26],"on-chip":[27],"caches":[28],"in":[29,45,77,104,116],"multicore":[30],"systems.":[31],"While":[32],"STT-RAM":[33,46,61,78,141,175],"read":[34],"access":[35],"latency":[36],"is":[37,62,146,167],"comparable":[38],"that":[40,134,163],"SRAM,":[42],"write":[43,68],"operations":[44,69],"are":[47,51],"more":[48],"challenging:":[49],"writes":[50,88],"slow,":[52],"consume":[53],"a":[54,105,126,155,174,207],"large":[55,106],"energy,":[56],"lifetime":[59,187],"limited":[63],"by":[64,177,188,200],"number":[66],"each":[71],"cell.":[72],"To":[73],"overcome":[74],"these":[75],"challenges":[76],"caches,":[79],"this":[80,117],"paper":[81],"explores":[82],"potential":[84],"eliminating":[86],"redundant":[87],"using":[89],"phenomenon":[91],"frequent":[93,121],"value":[94,122],"locality":[95],"(FVL).":[96],"According":[97],"FLV,":[99],"few":[100],"distinct":[101],"values":[102],"appear":[103],"fraction":[107],"memory":[109],"transactions,":[110],"with":[111,158],"emphasis":[112],"on":[113,193,204],"cache":[114,133,161,176],"memories":[115],"work.":[118],"By":[119],"leveraging":[120],"locality,":[123],"we":[124],"propose":[125],"novel":[127],"value-based":[128],"hybrid":[129],"(STT-RAM":[130],"+,":[131],"SRAM)":[132],"has":[135],"benefits":[136],"both":[138],"SRAM":[139],"technologies":[142],"\u2014":[143],"i.e.,":[144],"it":[145],"high-performance,":[147],"power-efficient,":[148],"scalable.":[150],"Our":[151],"evaluation":[152],"results":[153],"8-core":[156],"chip-multiprocessor":[157],"6MB":[159],"last-level":[160],"show":[162],"our":[164],"proposed":[165],"design":[166],"able":[168],"reduce":[170],"consumption":[172],"up":[178,189,201],"90%":[180],"(an":[181],"average":[182],"82%),":[184],"enhances":[185],"its":[186],"52%":[191],"(29%":[192],"average),":[194,205],"improves":[196],"system":[198],"performance":[199],"30%":[202],"(11%":[203],"wide":[208],"range":[209],"multi-threaded":[211],"multi-program":[213],"workloads.":[214]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}