{"id":"https://openalex.org/W4230714462","doi":"https://doi.org/10.1109/iccad.2015.7372646","title":"Optimization of FinFET-based circuits using a dual gate pitch technique","display_name":"Optimization of FinFET-based circuits using a dual gate pitch technique","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W4230714462","doi":"https://doi.org/10.1109/iccad.2015.7372646"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2015.7372646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372646","pdf_url":null,"source":{"id":"https://openalex.org/S4363608324","display_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003969347","display_name":"Sravan K. Marella","orcid":"https://orcid.org/0000-0002-2199-8792"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sravan K. Marella","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028132107","display_name":"Amit Ranjan Trivedi","orcid":"https://orcid.org/0000-0001-5436-7922"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Ranjan Trivedi","raw_affiliation_strings":["Schoo1 of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Schoo1 of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103714530","display_name":"Saibal Mukhopadhyay","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["Schoo1 of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Schoo1 of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"758","last_page":"763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5932257175445557},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5896999835968018},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5730823278427124},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5566554069519043},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.5213314890861511},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4881149232387543},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.45479539036750793},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45028337836265564},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4484975039958954},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.43896016478538513},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.4263572692871094},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4050791263580322},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3882027864456177},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.371624231338501},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3652884066104889},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.284002423286438},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.23736509680747986},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17540696263313293},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1527111530303955},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.12231898307800293}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5932257175445557},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5896999835968018},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5730823278427124},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5566554069519043},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.5213314890861511},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4881149232387543},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.45479539036750793},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45028337836265564},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4484975039958954},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.43896016478538513},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.4263572692871094},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4050791263580322},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3882027864456177},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.371624231338501},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3652884066104889},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.284002423286438},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.23736509680747986},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17540696263313293},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1527111530303955},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.12231898307800293},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2015.7372646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372646","pdf_url":null,"source":{"id":"https://openalex.org/S4363608324","display_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W1975768646","https://openalex.org/W2004353878","https://openalex.org/W2042925072","https://openalex.org/W2058855739","https://openalex.org/W2069925673","https://openalex.org/W2079245281","https://openalex.org/W2102502584","https://openalex.org/W2111050400","https://openalex.org/W2120693500","https://openalex.org/W2124007645","https://openalex.org/W2131135389","https://openalex.org/W2141369310","https://openalex.org/W2525338398","https://openalex.org/W4229999952","https://openalex.org/W6634336121","https://openalex.org/W6676374691","https://openalex.org/W6679515467","https://openalex.org/W6681144811"],"related_works":["https://openalex.org/W2161503242","https://openalex.org/W2075449300","https://openalex.org/W2156924742","https://openalex.org/W4256681489","https://openalex.org/W2116318775","https://openalex.org/W2105638176","https://openalex.org/W2080933719","https://openalex.org/W2579950594","https://openalex.org/W1970374092","https://openalex.org/W2799621983"],"abstract_inverted_index":{"Source/drain":[0],"stressors":[1],"in":[2,24,147],"FinFET-based":[3,59,96],"circuits":[4],"lose":[5],"their":[6],"effectiveness":[7],"at":[8,46],"smaller":[9],"contacted":[10],"gate":[11,19,33,109,118,125,130],"pitches.":[12],"To":[13],"improve":[14],"circuit":[15,43,101],"performance,":[16],"a":[17,71,100,122],"dual":[18,108,129],"pitch":[20,34,110,131],"technique":[21],"is":[22,56,104,113,134],"proposed":[23],"this":[25],"work,":[26],"where":[27],"standard":[28,60,97],"cells":[29,61],"with":[30,115],"double":[31],"the":[32,39,42,107,128,137],"are":[35,77],"selectively":[36],"used":[37],"on":[38,70],"gates":[40],"of":[41,73,95,124],"critical":[44],"paths,":[45],"minimal":[47],"area":[48],"and":[49,87,112,127,145,149],"power":[50,139],"costs.":[51],"A":[52],"stress-aware":[53],"library":[54],"characterization":[55,94],"performed":[57],"for":[58,84,91],"by":[62,143],"obtaining":[63],"stress":[64],"distributions":[65],"using":[66,106],"finite":[67],"element":[68],"simulations":[69],"subset":[72],"structures.":[74],"The":[75],"stresses":[76],"then":[78],"employed":[79],"to":[80],"create":[81],"look-up":[82],"tables":[83],"mobility":[85],"multipliers":[86],"threshold":[88],"voltage":[89],"shifts,":[90],"subsequent":[92],"performance":[93],"cells.":[98],"Finally,":[99],"delay":[102,140],"optimizer":[103],"applied":[105],"approach":[111],"compared":[114],"an":[116],"alternative":[117],"sizing":[119,126],"approach.":[120],"Using":[121],"combination":[123],"approach,":[132],"it":[133],"shown":[135],"that":[136],"average":[138],"product":[141],"improves":[142],"12.9%":[144],"15.9%":[146],"14nm":[148],"10nm":[150],"technologies,":[151],"respectively.":[152]},"counts_by_year":[{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}