{"id":"https://openalex.org/W4238833007","doi":"https://doi.org/10.1109/iccad.2015.7372638","title":"A universal ordered NoC design platform for shared-memory MPSoC","display_name":"A universal ordered NoC design platform for shared-memory MPSoC","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W4238833007","doi":"https://doi.org/10.1109/iccad.2015.7372638"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2015.7372638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372638","pdf_url":null,"source":{"id":"https://openalex.org/S4363608324","display_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109165262","display_name":"Woo-Cheol Kwon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110987","display_name":"IIT@MIT","ror":"https://ror.org/01wp8zh54","country_code":"US","type":"facility","lineage":["https://openalex.org/I30771326","https://openalex.org/I4210110987"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Woo-Cheol Kwon","raw_affiliation_strings":["Department of EECS, MIT, Cambridge, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, MIT, Cambridge, MA","institution_ids":["https://openalex.org/I4210110987"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086114732","display_name":"Li-Shiuan Pehy","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Shiuan Pehy","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, US","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"697","last_page":"704"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.835975170135498},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8186483383178711},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8155674934387207},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6924606561660767},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6510102152824402},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5516334176063538},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5323432087898254},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5070710182189941},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4703039526939392},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4377678632736206},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42851269245147705},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4266871213912964},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4067586660385132},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34967195987701416},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3095371127128601},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.27363866567611694},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.20409145951271057},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1205141544342041}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.835975170135498},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8186483383178711},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8155674934387207},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6924606561660767},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6510102152824402},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5516334176063538},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5323432087898254},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5070710182189941},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4703039526939392},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4377678632736206},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42851269245147705},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4266871213912964},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4067586660385132},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34967195987701416},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3095371127128601},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.27363866567611694},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.20409145951271057},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1205141544342041},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2015.7372638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372638","pdf_url":null,"source":{"id":"https://openalex.org/S4363608324","display_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1964963116","https://openalex.org/W2004937484","https://openalex.org/W2018874130","https://openalex.org/W2025347176","https://openalex.org/W2046996113","https://openalex.org/W2062265941","https://openalex.org/W2067354926","https://openalex.org/W2080592089","https://openalex.org/W2101633590","https://openalex.org/W2110820058","https://openalex.org/W2114995630","https://openalex.org/W2119033207","https://openalex.org/W2120475086","https://openalex.org/W2127430446","https://openalex.org/W2132249049","https://openalex.org/W2133729606","https://openalex.org/W2136684653","https://openalex.org/W2147657366","https://openalex.org/W2157225945","https://openalex.org/W2612937731","https://openalex.org/W3140062895","https://openalex.org/W4231723008","https://openalex.org/W4232083878","https://openalex.org/W4244841192","https://openalex.org/W4250650050"],"related_works":["https://openalex.org/W4236792899","https://openalex.org/W2027243314","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W4297990507","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Shared":[0],"memory":[1,165],"is":[2,25,128],"the":[3,20,29,71,78,81,100,138,143,187],"predominant":[4],"programming":[5],"model":[6],"in":[7,80,99,121,197,215],"today's":[8],"MPSoCs.":[9],"However,":[10],"existing":[11,170],"SoC":[12],"on-chip":[13],"communication":[14,97],"standards":[15],"like":[16,38],"AMBA":[17],"relies":[18],"on":[19,64,130],"interconnect":[21],"for":[22,112,147,157,218],"ordering.":[23],"This":[24,205],"a":[26,107,131,154,219],"problem":[27],"as":[28,34,93],"number":[30],"of":[31,164,211],"actors":[32],"increases,":[33],"traditional":[35],"simple":[36],"interconnects":[37],"buses":[39],"and":[40,161,192,199,213,221],"crossbars":[41],"do":[42],"not":[43],"scale,":[44],"yet":[45],"scalable":[46],"distributed":[47],"NoCs":[48],"are":[49],"inherently":[50],"unordered.":[51],"Without":[52],"built-in":[53],"ordering":[54,66,85,120,134,195],"capability":[55],"from":[56],"NoC,":[57],"cache":[58,76,171],"coherence":[59,118,172],"protocols":[60],"have":[61],"to":[62,116,123,136,169,207],"rely":[63],"external":[65],"points":[67,86,196],"which":[68,142],"can":[69],"forward":[70],"requests":[72,79],"so":[73],"that":[74,184],"every":[75],"observes":[77],"same":[82],"order.":[83],"Such":[84],"incur":[87],"significant":[88],"scalability":[89],"issues":[90],"though,":[91],"such":[92],"indirection":[94],"latency":[95,189],"or":[96],"hotspots":[98],"network.":[101],"In":[102],"this":[103],"paper,":[104],"we":[105],"propose":[106],"universal":[108],"ordered":[109],"NoC":[110],"platform":[111],"shared-memory":[113],"MPSoC":[114,180,223],"designs":[115],"provide":[117],"request":[119,140,188],"addition":[122],"communication.":[124],"The":[125,150,175],"proposed":[126,151],"solution":[127,152],"based":[129],"separate":[132],"light-weight":[133],"network":[135,159],"establish":[137],"global":[139],"order":[141],"receiving":[144],"NIC":[145],"leverages":[146],"delivering":[148],"requests.":[149],"provides":[153],"comprehensive":[155],"support":[156],"general":[158],"topologies":[160],"various":[162],"levels":[163],"consistency,":[166],"while":[167],"adhering":[168],"protocol":[173],"standards.":[174],"full-system":[176],"simulation":[177],"with":[178],"heterogeneous":[179],"Rodinia":[181],"benchmarks":[182],"shows":[183],"it":[185],"reduces":[186],"by":[190],"37.6%":[191],"35.7%":[193],"over":[194],"2D-mesh":[198],"butterfly":[200],"fat":[201],"tree":[202],"topologies,":[203],"respectively.":[204,224],"translates":[206],"overall":[208],"runtime":[209],"improvements":[210],"17.8%":[212],"12.0%":[214],"each":[216],"topology,":[217],"36-node":[220],"32-node":[222]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}