{"id":"https://openalex.org/W4249951793","doi":"https://doi.org/10.1109/iccad.2015.7372610","title":"Threshold logic synthesis based on cut pruning","display_name":"Threshold logic synthesis based on cut pruning","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W4249951793","doi":"https://doi.org/10.1109/iccad.2015.7372610"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2015.7372610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372610","pdf_url":null,"source":{"id":"https://openalex.org/S4363608324","display_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033657866","display_name":"Augusto Neutzling","orcid":"https://orcid.org/0000-0001-6695-4710"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Augusto Neutzling","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033958196","display_name":"Jody Maick Matos","orcid":"https://orcid.org/0000-0002-7533-6508"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jody Maick Matos","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["Department of EECS, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"494","last_page":"499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7218812704086304},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6720671057701111},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.657321035861969},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.6240644454956055},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6238126754760742},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6064845323562622},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5774160027503967},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.5714517831802368},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5633941292762756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5616992115974426},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.37899067997932434},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.355448842048645},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3274343013763428},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2996937036514282},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15354162454605103},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10328829288482666}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7218812704086304},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6720671057701111},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.657321035861969},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.6240644454956055},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6238126754760742},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6064845323562622},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5774160027503967},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.5714517831802368},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5633941292762756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5616992115974426},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.37899067997932434},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.355448842048645},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3274343013763428},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2996937036514282},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15354162454605103},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10328829288482666},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2015.7372610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372610","pdf_url":null,"source":{"id":"https://openalex.org/S4363608324","display_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1662824729","https://openalex.org/W1905608265","https://openalex.org/W1991563000","https://openalex.org/W2003546312","https://openalex.org/W2025617772","https://openalex.org/W2043274724","https://openalex.org/W2046397491","https://openalex.org/W2105715355","https://openalex.org/W2111715689","https://openalex.org/W2117251208","https://openalex.org/W2129147175","https://openalex.org/W2135340605","https://openalex.org/W2147504239","https://openalex.org/W2155296713","https://openalex.org/W3144302451","https://openalex.org/W4237060324","https://openalex.org/W4239323126","https://openalex.org/W4250830750","https://openalex.org/W6630623413","https://openalex.org/W6659565235"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2082591327","https://openalex.org/W2066518505","https://openalex.org/W2167525841","https://openalex.org/W2991771859","https://openalex.org/W2619968078","https://openalex.org/W1529529399","https://openalex.org/W1983370375","https://openalex.org/W1977171228","https://openalex.org/W2121963733"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,40,67],"novel":[4],"approach":[5,49],"to":[6,27,43,58,89],"synthesize":[7],"circuits":[8,80],"based":[9,51],"on":[10,52],"threshold":[11,37],"logic":[12,38,75,101],"gates":[13,32],"(TLGs).":[14],"Emerging":[15],"technologies,":[16],"such":[17],"as":[18],"memristors,":[19],"spintronics":[20],"devices":[21],"and":[22,74,100],"tunneling":[23],"diodes,":[24],"are":[25,81],"able":[26],"build":[28],"this":[29,35],"class":[30],"of":[31,72,77],"efficiently.":[33],"For":[34],"reason,":[36],"is":[39,50,96,103],"promising":[41],"alternative":[42],"conventional":[44],"CMOS":[45],"logic.":[46],"The":[47],"proposed":[48],"pruning":[53],"non-threshold-logic":[54],"cuts":[55],"in":[56],"order":[57],"limit":[59],"the":[60,70,78,90,93],"search":[61],"space":[62],"during":[63],"technology":[64],"mapping.":[65],"As":[66],"result,":[68],"both":[69],"number":[71],"TLGs":[73],"depth":[76,102],"synthesized":[79],"reduced.":[82],"Experimental":[83],"results":[84],"have":[85],"shown":[86],"that,":[87],"compared":[88],"state-of-the-art":[91],"methods,":[92],"TLG":[94],"count":[95],"reduced":[97,104],"by":[98,105],"8%":[99],"46%.":[106]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}