{"id":"https://openalex.org/W4245449501","doi":"https://doi.org/10.1109/iccad.2015.7372602","title":"Asynchronous QDI circuit synthesis from signal transition protocols","display_name":"Asynchronous QDI circuit synthesis from signal transition protocols","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W4245449501","doi":"https://doi.org/10.1109/iccad.2015.7372602"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2015.7372602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064127874","display_name":"BoYuan Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"BoYuan Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077205053","display_name":"Yi\u2010Hsiang Lai","orcid":"https://orcid.org/0000-0003-0751-4648"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"YiHsiang Lai","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078604015","display_name":"Jie-Hong R. Jiang","orcid":"https://orcid.org/0000-0002-2279-4732"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"JieHong R. Jiang","raw_affiliation_strings":["National Taiwan University, Taipei, TW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, TW","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.36083696,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"434","last_page":"441"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8741154670715332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8066972494125366},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6208793520927429},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5324232578277588},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5120132565498352},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46140211820602417},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4522538483142853},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39155521988868713},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3262062668800354},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.262484073638916},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2261621356010437},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1421256959438324},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10000196099281311},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08030924201011658}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8741154670715332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8066972494125366},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6208793520927429},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5324232578277588},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5120132565498352},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46140211820602417},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4522538483142853},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39155521988868713},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3262062668800354},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.262484073638916},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2261621356010437},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1421256959438324},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10000196099281311},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08030924201011658},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2015.7372602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1522474746","https://openalex.org/W1534625052","https://openalex.org/W1554812212","https://openalex.org/W1665361481","https://openalex.org/W1996109622","https://openalex.org/W2004599464","https://openalex.org/W2011084065","https://openalex.org/W2085176118","https://openalex.org/W2088643059","https://openalex.org/W2102621055","https://openalex.org/W2115252042","https://openalex.org/W2126251049","https://openalex.org/W2127352643","https://openalex.org/W2137400352","https://openalex.org/W2143086276","https://openalex.org/W2150269693","https://openalex.org/W2155327371","https://openalex.org/W2159121686","https://openalex.org/W2160823654","https://openalex.org/W2164569422","https://openalex.org/W2487142227","https://openalex.org/W4237942821","https://openalex.org/W4242996762","https://openalex.org/W4250896517","https://openalex.org/W6633282629","https://openalex.org/W6633568297","https://openalex.org/W6637168539","https://openalex.org/W6683394555","https://openalex.org/W6684323686"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W1993985975","https://openalex.org/W2146990170","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2085028021","https://openalex.org/W2138474603","https://openalex.org/W3094139610","https://openalex.org/W937897205","https://openalex.org/W2120877146"],"abstract_inverted_index":{"Asynchronous":[0],"circuits":[1,45,64,86],"are":[2,121],"promising":[3],"in":[4,82],"resolving":[5],"the":[6,27,59,76,111,135],"emerging":[7],"issue":[8,114],"of":[9,43,137],"process":[10],"variation":[11],"and":[12,30,117,131],"high":[13],"synchronization":[14],"power":[15],"consumption.":[16],"Among":[17],"various":[18],"asynchronous":[19],"delay":[20,67],"models,":[21],"quasi-delay":[22],"insensitive":[23],"(QDI)":[24],"model":[25],"is":[26,101,115],"most":[28],"robust":[29],"yet":[31,55],"practical":[32],"one":[33],"due":[34],"to":[35,103],"its":[36],"relaxed":[37],"timing":[38],"assumption.":[39],"However,":[40],"automatic":[41],"synthesis":[42,109],"QDI":[44,85,105],"from":[46],"signal":[47],"transition":[48],"graph":[49,94],"(STG)":[50],"protocol":[51],"specification":[52],"has":[53],"not":[54],"been":[56],"proposed,":[57],"despite":[58],"fact":[60],"that":[61],"algorithms":[62],"synthesizing":[63,79],"under":[65],"other":[66,132],"models":[68],"do":[69],"exist.":[70],"In":[71,107],"this":[72],"paper":[73],"we":[74],"propose":[75],"first":[77],"algorithm":[78],"protocols":[80,133],"specified":[81],"STGs":[83,120],"into":[84],"by":[87],"analyzing":[88],"STG":[89],"structures":[90],"without":[91],"utilizing":[92],"state":[93,112],"assignment":[95],"techniques.":[96],"Furthermore,":[97],"an":[98],"optimization":[99],"technique":[100],"proposed":[102],"simplify":[104],"circuits.":[106],"our":[108,138],"algorithm,":[110],"explosion":[113],"avoided,":[116],"restrictions":[118],"on":[119,125],"relaxed.":[122],"Case":[123],"studies":[124],"Advanced":[126],"Microcontroller":[127],"Bus":[128],"Architecture":[129],"(AMBA)":[130],"indicate":[134],"feasibility":[136],"method.":[139]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}