{"id":"https://openalex.org/W4251394562","doi":"https://doi.org/10.1109/iccad.2015.7372588","title":"CAMs as synchronizing caches for multithreaded irregular applications on FPGAs","display_name":"CAMs as synchronizing caches for multithreaded irregular applications on FPGAs","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W4251394562","doi":"https://doi.org/10.1109/iccad.2015.7372588"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2015.7372588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372588","pdf_url":null,"source":{"id":"https://openalex.org/S4363608324","display_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003180869","display_name":"Skyler Windh","orcid":"https://orcid.org/0000-0002-7489-6300"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Skyler Windh","raw_affiliation_strings":["Department of Computer Science, University of California, Riverside"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044558070","display_name":"Prerna Budhkar","orcid":"https://orcid.org/0009-0005-9816-4242"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prerna Budhkar","raw_affiliation_strings":["Department of Computer Science, University of California, Riverside"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033921328","display_name":"Walid Najjar","orcid":"https://orcid.org/0000-0001-6761-6801"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Walid A. Najjar","raw_affiliation_strings":["Department of Computer Science, University of California, Riverside"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003180869"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.39338235,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"331","last_page":"336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.869760274887085},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.8276941180229187},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.79018235206604},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6447737812995911},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5916914343833923},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.473666250705719},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.46067485213279724},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4440361559391022},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4039268493652344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3972910940647125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3343372642993927},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3002336025238037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2881866693496704},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24096956849098206},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.19940736889839172},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18967729806900024},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.15755793452262878}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.869760274887085},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.8276941180229187},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.79018235206604},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6447737812995911},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5916914343833923},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.473666250705719},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.46067485213279724},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4440361559391022},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4039268493652344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3972910940647125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3343372642993927},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3002336025238037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2881866693496704},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24096956849098206},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.19940736889839172},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18967729806900024},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.15755793452262878},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2015.7372588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2015.7372588","pdf_url":null,"source":{"id":"https://openalex.org/S4363608324","display_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W780385496","https://openalex.org/W1504291959","https://openalex.org/W1965830721","https://openalex.org/W1992643464","https://openalex.org/W2021685712","https://openalex.org/W2031816166","https://openalex.org/W2049489754","https://openalex.org/W2050194618","https://openalex.org/W2055497547","https://openalex.org/W2058733701","https://openalex.org/W2081538566","https://openalex.org/W2103624880","https://openalex.org/W2113300255","https://openalex.org/W2123846711","https://openalex.org/W2140101090","https://openalex.org/W2141662114","https://openalex.org/W2295615355","https://openalex.org/W2469684986","https://openalex.org/W2622728018","https://openalex.org/W3006582303","https://openalex.org/W3023177694","https://openalex.org/W3138766643","https://openalex.org/W4237819810","https://openalex.org/W6697530613","https://openalex.org/W7071169110"],"related_works":["https://openalex.org/W2286165368","https://openalex.org/W1940650585","https://openalex.org/W2789213505","https://openalex.org/W3023248147","https://openalex.org/W1964025901","https://openalex.org/W4240732945","https://openalex.org/W4233908922","https://openalex.org/W4229602664","https://openalex.org/W2014469493","https://openalex.org/W2530742736"],"abstract_inverted_index":{"Irregular":[0],"applications,":[1],"by":[2],"their":[3,51],"very":[4,137],"nature,":[5],"suffer":[6],"from":[7,136],"poor":[8],"data":[9],"locality.":[10],"This":[11],"often":[12],"results":[13],"in":[14,34,100],"high":[15,111],"miss":[16],"rates":[17],"for":[18,62,70,105,130,156],"caches,":[19],"and":[20,88,161],"many":[21],"long":[22,28,138],"waits":[23],"to":[24,79,91,108],"off-chip":[25],"memory.":[26],"Historically,":[27],"latencies":[29],"have":[30],"been":[31],"dealt":[32],"with":[33],"two":[35],"ways:":[36],"(1)":[37],"latency":[38,46],"mitigation":[39],"using":[40,165],"large":[41,118],"cache":[42],"hierarchies,":[43],"or":[44,95],"(2)":[45],"masking":[47],"where":[48],"threads":[49,68],"relinquish":[50],"control":[52],"after":[53],"issuing":[54],"a":[55,63,110,117],"memory":[56,103,119,139],"request.":[57],"Multithreaded":[58],"CPUs":[59],"are":[60],"designed":[61],"fixed":[64],"maximum":[65],"number":[66],"of":[67,97,148],"tailored":[69],"an":[71],"average":[72],"application.":[73],"FPGAs,":[74],"however,":[75,124],"can":[76],"be":[77],"customized":[78],"specific":[80],"applications.":[81],"Their":[82],"massive":[83],"parallelism":[84],"is":[85],"well":[86],"known,":[87],"ideally":[89],"suited":[90],"dynamically":[92],"manage":[93],"hundreds,":[94],"thousands":[96],"threads.":[98],"Multithreading,":[99],"essence,":[101],"trades":[102],"bandwidth":[104],"latency.":[106],"Therefore,":[107],"achieve":[109],"throughput,":[112],"the":[113,146],"system":[114],"must":[115,125],"support":[116],"bandwidth.":[120],"Many":[121],"irregular":[122],"application,":[123],"rely":[126],"on":[127],"inter-thread":[128],"synchronization":[129,134],"parallel":[131],"execution.":[132],"In-memory":[133],"suffers":[135],"latencies.":[140],"In":[141],"this":[142,163],"paper":[143],"we":[144],"describe":[145],"use":[147],"CAMs":[149],"(Content":[150],"Addressable":[151],"Memories)":[152],"as":[153],"synchronizing":[154],"caches":[155],"hardware":[157],"multithreading.":[158],"We":[159],"demonstrate":[160],"evaluate":[162],"mechanism":[164],"graph":[166],"breadth-first":[167],"search":[168],"(BFS).":[169]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}