{"id":"https://openalex.org/W4234202874","doi":"https://doi.org/10.1109/iccad.2014.7001420","title":"Asynchronous circuit placement by Lagrangian relaxation","display_name":"Asynchronous circuit placement by Lagrangian relaxation","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W4234202874","doi":"https://doi.org/10.1109/iccad.2014.7001420"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2014.7001420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2014.7001420","pdf_url":null,"source":{"id":"https://openalex.org/S4363608466","display_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100717611","display_name":"Gang Wu","orcid":"https://orcid.org/0000-0001-9595-527X"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gang Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, IA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, IA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109036828","display_name":"Tao Lin","orcid":"https://orcid.org/0000-0001-9100-6042"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tao Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, IA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, IA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103121483","display_name":"Hsin-Ho Huang","orcid":"https://orcid.org/0000-0002-6999-0941"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsin-Ho Huang","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, CA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101613339","display_name":"Chris Chu","orcid":"https://orcid.org/0000-0001-6073-1719"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Chu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, IA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, IA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084205024","display_name":"Peter A. Beerel","orcid":"https://orcid.org/0000-0002-8283-0168"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter A. Beerel","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, CA","Technology Development in the Communications, Intel, Calabasas, CA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Technology Development in the Communications, Intel, Calabasas, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100717611"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":1.5603,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82875131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"641","last_page":"646"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8440449237823486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7366541028022766},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7115417122840881},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6629013419151306},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5379539132118225},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5330131649971008},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5284566283226013},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5180118680000305},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.46428218483924866},{"id":"https://openalex.org/keywords/relaxation","display_name":"Relaxation (psychology)","score":0.4371494650840759},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.43543678522109985},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35807090997695923},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3429758846759796},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25378280878067017},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.2509916424751282},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2127578854560852},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19113534688949585},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.18803447484970093},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10535559058189392},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10530132055282593},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08176660537719727},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06779462099075317}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8440449237823486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7366541028022766},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7115417122840881},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6629013419151306},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5379539132118225},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5330131649971008},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5284566283226013},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5180118680000305},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.46428218483924866},{"id":"https://openalex.org/C2776029896","wikidata":"https://www.wikidata.org/wiki/Q3935810","display_name":"Relaxation (psychology)","level":2,"score":0.4371494650840759},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.43543678522109985},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35807090997695923},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3429758846759796},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25378280878067017},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2509916424751282},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2127578854560852},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19113534688949585},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.18803447484970093},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10535559058189392},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10530132055282593},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08176660537719727},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06779462099075317},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C77805123","wikidata":"https://www.wikidata.org/wiki/Q161272","display_name":"Social psychology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2014.7001420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2014.7001420","pdf_url":null,"source":{"id":"https://openalex.org/S4363608466","display_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W232434517","https://openalex.org/W1559215823","https://openalex.org/W1689645186","https://openalex.org/W1974229901","https://openalex.org/W1994188141","https://openalex.org/W2018257140","https://openalex.org/W2060598338","https://openalex.org/W2070870366","https://openalex.org/W2097453879","https://openalex.org/W2108795346","https://openalex.org/W2111125619","https://openalex.org/W2120460693","https://openalex.org/W2123196056","https://openalex.org/W2137706081","https://openalex.org/W2141907973","https://openalex.org/W2161331676","https://openalex.org/W2178247634","https://openalex.org/W2187035220","https://openalex.org/W4231905827","https://openalex.org/W4236282544","https://openalex.org/W4248814671","https://openalex.org/W4298011152"],"related_works":["https://openalex.org/W2072989701","https://openalex.org/W2503825388","https://openalex.org/W1738647919","https://openalex.org/W2542137666","https://openalex.org/W3000179092","https://openalex.org/W1986774039","https://openalex.org/W2050511294","https://openalex.org/W4249014856","https://openalex.org/W2120985183","https://openalex.org/W2118321428"],"abstract_inverted_index":{"Recent":[0],"asynchronous":[1,72,78,123,141],"VLSI":[2,73],"circuit":[3,124],"placement":[4,10,42,69,80,109,145],"approach":[5,26,70,119],"tries":[6],"to":[7,44,156,160],"leverage":[8],"synchronous":[9,41,47],"tools":[11,43],"as":[12,14],"much":[13],"possible":[15],"by":[16],"manual":[17],"loop-breaking":[18,166],"and":[19,82],"creation":[20],"of":[21,31,40,62,151],"virtual":[22],"clocks.":[23],"However,":[24],"this":[25,84],"produces":[27],"an":[28],"exponential":[29],"number":[30],"explicit":[32],"timing":[33],"constraints":[34],"which":[35],"is":[36,154],"beyond":[37],"the":[38,77,140,149,165],"ability":[39],"handle.":[45],"Thus,":[46],"placer":[48],"can":[49,56,100,112,137],"only":[50],"produce":[51],"suboptimal":[52],"results.":[53],"Also,":[54],"it":[55],"be":[57,102,157],"very":[58],"costly":[59],"in":[60],"terms":[61],"runtime.":[63],"This":[64],"paper":[65],"proposed":[66],"a":[67,87,94,126],"new":[68],"for":[71],"circuits.":[74],"We":[75,116],"formulated":[76],"timing-driven":[79],"problem":[81,85,91,99],"transform":[83],"into":[86],"weighted":[88],"wirelength":[89],"minimization":[90],"based":[92],"on":[93,120],"Lagrangian":[95],"relaxation":[96],"framework.":[97],"The":[98,130],"then":[101],"efficiently":[103],"solved":[104],"using":[105],"any":[106],"standard":[107],"wirelength-driven":[108],"engine":[110],"that":[111,134],"handle":[113],"net":[114],"weights.":[115],"demonstrate":[117],"our":[118,135,152],"QDI":[121],"PCHB":[122],"with":[125,164],"state-of-art":[127],"quadratic":[128],"placer.":[129],"experimental":[131],"results":[132],"show":[133],"algorithm":[136,153],"effectively":[138],"improve":[139],"circuits":[142,162],"performance":[143],"at":[144],"stage.":[146],"In":[147],"addition,":[148],"runtime":[150],"shown":[155],"more":[158],"scalable":[159],"large-scale":[161],"compared":[163],"approach.":[167]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}