{"id":"https://openalex.org/W4231924340","doi":"https://doi.org/10.1109/iccad.2014.7001393","title":"Logic synthesis and a generalized notation for memristor-realized material implication gates","display_name":"Logic synthesis and a generalized notation for memristor-realized material implication gates","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W4231924340","doi":"https://doi.org/10.1109/iccad.2014.7001393"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2014.7001393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2014.7001393","pdf_url":null,"source":{"id":"https://openalex.org/S4363608466","display_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045927612","display_name":"Anika Raghuvanshi","orcid":null},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anika Raghuvanshi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048693034","display_name":"Marek Perkowski","orcid":"https://orcid.org/0000-0002-0358-1176"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marek Perkowski","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126345244"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"470","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8794345855712891},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6090794205665588},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5791714787483215},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5341370105743408},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5063508749008179},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49670034646987915},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.45844388008117676},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.44139716029167175},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4235702455043793},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4193611443042755},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4014568030834198},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.375241756439209},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3487324118614197},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3269621431827545},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2565603256225586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12773069739341736},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11126932501792908}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8794345855712891},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6090794205665588},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5791714787483215},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5341370105743408},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5063508749008179},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49670034646987915},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.45844388008117676},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.44139716029167175},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4235702455043793},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4193611443042755},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4014568030834198},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.375241756439209},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3487324118614197},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3269621431827545},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2565603256225586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12773069739341736},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11126932501792908},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2014.7001393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2014.7001393","pdf_url":null,"source":{"id":"https://openalex.org/S4363608466","display_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1665669548","https://openalex.org/W1795892855","https://openalex.org/W1968660983","https://openalex.org/W1994082062","https://openalex.org/W2001759551","https://openalex.org/W2004640050","https://openalex.org/W2025674646","https://openalex.org/W2059441802","https://openalex.org/W2066280488","https://openalex.org/W2091405247","https://openalex.org/W2099740307","https://openalex.org/W2112181056","https://openalex.org/W2122148191","https://openalex.org/W2140727935","https://openalex.org/W2162651880","https://openalex.org/W2164930508","https://openalex.org/W2169700803","https://openalex.org/W2170095368","https://openalex.org/W4298171211","https://openalex.org/W6636979167","https://openalex.org/W6638277731","https://openalex.org/W6650682123","https://openalex.org/W6667176412"],"related_works":["https://openalex.org/W2502492371","https://openalex.org/W659242671","https://openalex.org/W1827076955","https://openalex.org/W1980349267","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W1965949818","https://openalex.org/W2386022279","https://openalex.org/W2766377030","https://openalex.org/W1977171228"],"abstract_inverted_index":{"The":[0,18,30],"paper":[1],"presents":[2],"new":[3,120],"logic":[4],"synthesis":[5,80],"methods":[6],"for":[7],"single-output":[8],"incomplete":[9],"multi-level":[10],"binary":[11],"circuits":[12],"using":[13,25],"Memristor-based":[14],"material":[15],"implication":[16,36],"gates.":[17],"first":[19],"method":[20,54],"follows":[21],"Lehtonen's":[22],"assumption":[23],"of":[24,35,45,90,96,103],"only":[26],"two":[27],"working":[28,97,112],"memristors.":[29,98],"algorithm":[31],"minimizes":[32],"the":[33,43,48,65,84,101],"number":[34,44,95],"(IMPLY)":[37],"gates,":[38],"which":[39],"corresponds":[40],"to":[41,78,123],"minimizing":[42],"pulses":[46],"or":[47],"delay":[49],"time.":[50],"This":[51],"greedy":[52],"search":[53],"uses":[55],"essential":[56,59],"and":[57,70,87,114],"secondary":[58],"primes,":[60],"does":[61],"not":[62],"require":[63],"solving":[64],"covering":[66],"problem,":[67],"is":[68],"fast,":[69],"produces":[71],"high":[72],"quality":[73],"results.":[74],"We":[75,99],"compare":[76],"it":[77],"other":[79],"methods,":[81],"such":[82],"as":[83],"modified":[85],"SOP":[86],"Exclusive-Or":[88],"Sum":[89],"Products":[91],"(ESOP)":[92],"with":[93],"minimum":[94],"analyze":[100],"problem":[102],"reduction":[104],"in":[105,126],"IMPLY":[106],"gate":[107],"count":[108],"by":[109],"adding":[110],"more":[111],"memristors":[113],"introduce":[115],"Imply":[116],"Sequence":[117],"Diagrams,":[118],"a":[119],"notation,":[121],"similar":[122],"one":[124],"used":[125],"reversible":[127],"logic.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}