{"id":"https://openalex.org/W4238463057","doi":"https://doi.org/10.1109/iccad.2014.7001390","title":"TonyChopper: A desynchronization package","display_name":"TonyChopper: A desynchronization package","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W4238463057","doi":"https://doi.org/10.1109/iccad.2014.7001390"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2014.7001390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2014.7001390","pdf_url":null,"source":{"id":"https://openalex.org/S4363608466","display_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100434557","display_name":"Zhao Wang","orcid":"https://orcid.org/0000-0003-0147-6054"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhao Wang","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, U.S"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, U.S","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432163","display_name":"Xiao He","orcid":"https://orcid.org/0009-0000-5928-7083"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiao He","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, U.S"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, U.S","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl M. Sechen","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, U.S"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, U.S","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"446","last_page":"453"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7088000774383545},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6756207942962646},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.657867968082428},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6178033947944641},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5544761419296265},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5430123805999756},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5351356863975525},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5230732560157776},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5225676894187927},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4739375412464142},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44727638363838196},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44127514958381653},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.43071550130844116},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4274210035800934},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40813693404197693},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33586418628692627},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24731379747390747},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.21122467517852783},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.20626893639564514},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18963128328323364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16406908631324768},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.07061418890953064}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7088000774383545},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6756207942962646},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.657867968082428},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6178033947944641},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5544761419296265},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5430123805999756},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5351356863975525},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5230732560157776},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5225676894187927},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4739375412464142},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44727638363838196},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44127514958381653},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.43071550130844116},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4274210035800934},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40813693404197693},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33586418628692627},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24731379747390747},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.21122467517852783},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.20626893639564514},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18963128328323364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16406908631324768},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07061418890953064},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2014.7001390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2014.7001390","pdf_url":null,"source":{"id":"https://openalex.org/S4363608466","display_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W566978853","https://openalex.org/W1500359059","https://openalex.org/W1512610407","https://openalex.org/W1823546379","https://openalex.org/W1983849809","https://openalex.org/W1998380797","https://openalex.org/W2027784276","https://openalex.org/W2104105510","https://openalex.org/W2108924079","https://openalex.org/W2112431253","https://openalex.org/W2120733705","https://openalex.org/W2134829921","https://openalex.org/W2141718959","https://openalex.org/W2160160584","https://openalex.org/W2161331676","https://openalex.org/W2168281491","https://openalex.org/W2288467414","https://openalex.org/W2487142227","https://openalex.org/W3103339143","https://openalex.org/W4231905827","https://openalex.org/W6630798113","https://openalex.org/W6684805684"],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W2151657833","https://openalex.org/W2070693700","https://openalex.org/W1965232212","https://openalex.org/W4312327624","https://openalex.org/W2031753133","https://openalex.org/W4244696039","https://openalex.org/W2156138647","https://openalex.org/W1617216077","https://openalex.org/W1987597317"],"abstract_inverted_index":{"TonyChopper":[0,15,131],"is":[1,16,57,78,90,101,132],"an":[2,31],"integrated":[3,103],"set":[4],"of":[5,14,167],"tools":[6,44],"for":[7,93,107,112,142,155,174,183,194],"digital":[8,25],"circuit":[9,26,33,145,160,186],"desynchronization.":[10],"The":[11,51,140],"core":[12],"portion":[13],"a":[17,21,36,73,149],"tool":[18,106],"that":[19,125],"reads":[20],"gate-level":[22],"synthesized":[23],"synchronous":[24,83,158],"and":[27,41,63,66,161,171,191],"transforms":[28],"it":[29],"to":[30,81,123,187],"asynchronous":[32,54],"by":[34],"implementing":[35],"novel":[37],"desynchronization":[38],"approach.":[39],"Pre-layout":[40],"post-layout":[42],"verification":[43],"are":[45],"also":[46,102],"provided":[47,165],"in":[48,104,119,130,136],"this":[49],"package.":[50],"proposed":[52,88],"new":[53],"design":[55,69,89,127],"method":[56],"compatible":[58],"with":[59,199],"conventional":[60,74],"synthesis,":[61],"placement":[62],"routing":[64],"(PnR)":[65],"other":[67],"computer-aided":[68],"(CAD)":[70],"tools.":[71],"Only":[72],"standard":[75],"cell":[76],"library":[77],"used.":[79],"Compared":[80],"traditional":[82],"static":[84],"CMOS":[85],"design,":[86],"the":[87,105,109,126,137,157,162,168],"highly":[91,133],"suitable":[92],"very":[94],"low":[95],"voltage":[96,202],"operation.":[97],"An":[98],"auto-sleep":[99],"strategy":[100],"minimizing":[108],"leakage":[110,172],"power":[111,173],"circuits.":[113],"Different":[114],"benchmark":[115,144,159,176,185],"circuits":[116],"were":[117,181],"implemented":[118],"IBM":[120],"130nm":[121],"technology":[122],"show":[124],"approach":[128],"used":[129],"robust":[134],"even":[135],"sub-threshold":[138],"regime.":[139],"layout":[141],"every":[143],"was":[146],"generated":[147],"using":[148],"Cadence":[150],"PnR":[151],"tool.":[152],"Hspice":[153],"simulation":[154],"both":[156],"desynchronized":[163],"version":[164],"comparison":[166],"delay,":[169],"area":[170],"each":[175,184],"circuit.":[177],"Monte":[178],"Carlo":[179],"simulations":[180],"performed":[182],"demonstrate":[188],"high":[189],"robustness":[190],"delay":[192],"insensitivity":[193],"near":[195],"threshold":[196,201],"supply":[197],"voltages":[198],"substantial":[200],"(V":[203],"<sub":[204],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[205],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[206],")":[207],"variations.":[208]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}