{"id":"https://openalex.org/W4237090517","doi":"https://doi.org/10.1109/iccad.2014.7001324","title":"Data-parallel simulation for fast and accurate timing validation of CMOS circuits","display_name":"Data-parallel simulation for fast and accurate timing validation of CMOS circuits","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W4237090517","doi":"https://doi.org/10.1109/iccad.2014.7001324"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2014.7001324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2014.7001324","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101864125","display_name":"Eric Schneider","orcid":"https://orcid.org/0000-0003-2296-1956"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Eric Schneider","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088238834","display_name":"Stefan Holst","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Stefan Holst","raw_affiliation_strings":["Kyushu Institute of Technology, Iizuka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084697545","display_name":"Xiaoqing Wen","orcid":"https://orcid.org/0000-0001-8305-604X"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Xiaoqing Wen","raw_affiliation_strings":["Kyushu Institute of Technology, Iizuka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2237,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79653693,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":null,"first_page":"17","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.776192307472229},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7005754113197327},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.6716247797012329},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5925956964492798},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5531694293022156},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5068536400794983},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5060998797416687},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4975142776966095},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4863053262233734},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44743600487709045},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42150068283081055},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3887574076652527},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3439210057258606},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.26770442724227905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2675391733646393},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16327223181724548},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10035499930381775}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.776192307472229},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7005754113197327},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.6716247797012329},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5925956964492798},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5531694293022156},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5068536400794983},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5060998797416687},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4975142776966095},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4863053262233734},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44743600487709045},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42150068283081055},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3887574076652527},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3439210057258606},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26770442724227905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2675391733646393},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16327223181724548},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10035499930381775},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2014.7001324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2014.7001324","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.46000000834465027}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1536966539","https://openalex.org/W1975338463","https://openalex.org/W1980942247","https://openalex.org/W1984485372","https://openalex.org/W2047821116","https://openalex.org/W2062716389","https://openalex.org/W2069345435","https://openalex.org/W2079433145","https://openalex.org/W2092629478","https://openalex.org/W2115296652","https://openalex.org/W2116880695","https://openalex.org/W2119759405","https://openalex.org/W2132793903","https://openalex.org/W2142896025","https://openalex.org/W2143119800","https://openalex.org/W2152098049","https://openalex.org/W2154718965","https://openalex.org/W2162058569","https://openalex.org/W2283132580","https://openalex.org/W2793366120","https://openalex.org/W3147150317","https://openalex.org/W4250981202","https://openalex.org/W6749921928"],"related_works":["https://openalex.org/W2102708050","https://openalex.org/W2142037966","https://openalex.org/W4301877893","https://openalex.org/W2119668931","https://openalex.org/W2379444853","https://openalex.org/W2085176210","https://openalex.org/W4316660008","https://openalex.org/W4233601771","https://openalex.org/W2158440114","https://openalex.org/W2012426329"],"abstract_inverted_index":{"Gate-level":[0],"timing":[1,20,102],"simulation":[2,29],"of":[3,10,14,36,50,86,126,131],"combinational":[4],"CMOS":[5,114],"circuits":[6],"is":[7,79],"the":[8,25,33,37,70],"foundation":[9],"a":[11],"whole":[12],"array":[13],"important":[15],"EDA":[16],"tools":[17],"such":[18,41],"as":[19,42],"analysis":[21],"and":[22,63,88,106,120],"power-estimation,":[23],"but":[24,57],"demand":[26],"for":[27,92],"higher":[28],"accuracy":[30],"drastically":[31],"increases":[32],"runtime":[34],"complexity":[35],"algorithms.":[38],"Data-parallel":[39],"accelerators":[40],"Graphics":[43],"Processing":[44],"Units":[45],"(GPUs)":[46],"provide":[47],"vast":[48],"amounts":[49],"computing":[51],"performance":[52],"to":[53,61,82,128,134],"tackle":[54],"this":[55],"problem,":[56],"require":[58],"careful":[59],"attention":[60],"control-flow":[62],"memory":[64],"access":[65],"patterns.":[66],"This":[67],"paper":[68],"proposes":[69],"novel":[71],"High-Throughput":[72],"Oriented":[73],"Parallel":[74],"Switch-level":[75],"Simulator":[76],"(HiTOPS),":[77],"which":[78],"especially":[80],"designed":[81],"take":[83],"full":[84],"advantage":[85],"GPUs":[87],"provides":[89],"accurate":[90],"timesimulation":[91],"multi-million":[93],"gate":[94],"designs":[95],"at":[96,103],"an":[97],"unprecedented":[98],"throughput.":[99],"HiTOPS":[100],"models":[101],"transistor":[104],"granularity":[105],"supports":[107],"all":[108],"major":[109],"timing-related":[110],"effects":[111],"found":[112],"in":[113],"including":[115],"pattern-dependent":[116],"delay,":[117],"glitch":[118],"filtering":[119],"transition":[121],"ramps,":[122],"while":[123],"achieving":[124],"speedups":[125],"up":[127],"two":[129],"orders":[130],"magnitude":[132],"compared":[133],"traditional":[135],"gate-level":[136],"simulators.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}