{"id":"https://openalex.org/W4238154064","doi":"https://doi.org/10.1109/iccad.2013.6691095","title":"Efficient analog layout prototyping by layout reuse with routing preservation","display_name":"Efficient analog layout prototyping by layout reuse with routing preservation","publication_year":2013,"publication_date":"2013-11-01","ids":{"openalex":"https://openalex.org/W4238154064","doi":"https://doi.org/10.1109/iccad.2013.6691095"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2013.6691095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2013.6691095","pdf_url":null,"source":{"id":"https://openalex.org/S4363608415","display_name":"2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075275148","display_name":"Ching-Yu Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Yu Chin","raw_affiliation_strings":["Institute of Electronics and SoC Center, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and SoC Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062117190","display_name":"Po-Cheng Pan","orcid":"https://orcid.org/0000-0002-8626-1249"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Cheng Pan","raw_affiliation_strings":["Institute of Electronics and SoC Center, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and SoC Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Institute of Electronics and SoC Center, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and SoC Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089860877","display_name":"Tung-Chieh Chen","orcid":"https://orcid.org/0009-0000-3163-3634"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tung-Chieh Chen","raw_affiliation_strings":["Synopsys Co. Ltd., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Co. Ltd., Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069956582","display_name":"Jou-Chun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jou-Chun Lin","raw_affiliation_strings":["Institute of Electronics and SoC Center, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics and SoC Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":null,"first_page":"40","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7159116268157959},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6377846002578735},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.6050522327423096},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6014058589935303},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5429700016975403},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5250893831253052},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4950992166996002},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.441692054271698},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.4236624836921692},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3409254252910614},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.33111679553985596},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.3191147446632385},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26866084337234497},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2645100951194763},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.25396037101745605},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2073116898536682},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15556970238685608},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12848514318466187},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.0825740396976471},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.07820993661880493}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7159116268157959},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6377846002578735},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.6050522327423096},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6014058589935303},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5429700016975403},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5250893831253052},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4950992166996002},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.441692054271698},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.4236624836921692},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3409254252910614},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.33111679553985596},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.3191147446632385},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26866084337234497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2645100951194763},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25396037101745605},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2073116898536682},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15556970238685608},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12848514318466187},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0825740396976471},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.07820993661880493},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2013.6691095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2013.6691095","pdf_url":null,"source":{"id":"https://openalex.org/S4363608415","display_name":"2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1976234067","https://openalex.org/W1980984060","https://openalex.org/W2065257040","https://openalex.org/W2067870394","https://openalex.org/W2108477391","https://openalex.org/W2113341980","https://openalex.org/W2127963031","https://openalex.org/W2135301926","https://openalex.org/W2141019759","https://openalex.org/W2141750279","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2151933980","https://openalex.org/W2157522838","https://openalex.org/W3142330788","https://openalex.org/W4249900664","https://openalex.org/W6675863108"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2044122268","https://openalex.org/W2162651506","https://openalex.org/W1565715208","https://openalex.org/W1964352816","https://openalex.org/W2102933388","https://openalex.org/W2583707817","https://openalex.org/W2304374807"],"abstract_inverted_index":{"To":[0],"strive":[1],"for":[2,91],"better":[3],"circuit":[4,36],"performance":[5,37],"on":[6,13,68],"analog":[7,15,21,35],"design,":[8],"layout":[9,49,62,70,78],"generation":[10],"heavily":[11],"relies":[12],"experienced":[14],"designers'":[16],"effort.":[17],"Other":[18],"than":[19],"general":[20],"constraints":[22],"such":[23],"as":[24],"symmetry":[25],"and":[26,86,94,108],"wire-matching":[27],"are":[28],"commonly":[29],"embraced":[30],"in":[31],"many":[32],"proposed":[33,66,77],"works,":[34],"is":[38,65,80],"also":[39],"sensitive":[40],"to":[41,51,72,82],"routing":[42,53,74],"behavior.":[43],"This":[44],"paper":[45],"presents":[46],"a":[47,60,83,87],"CDT-based":[48],"extraction":[50,71],"preserve":[52],"behavior":[54],"of":[55],"the":[56,69],"reference":[57],"layout.":[58],"Furthermore,":[59],"generalized":[61],"prototyping":[63,79],"methodology":[64],"based":[67],"achieve":[73],"reuse.":[75],"The":[76],"applied":[81],"variable-gain":[84],"amplifier":[85,90],"folded-cascode":[88],"operational":[89],"both":[92],"migration":[93],"prototypes":[95],"generation.":[96],"Experimental":[97],"results":[98],"show":[99],"that":[100],"our":[101],"approach":[102],"effectively":[103],"reduces":[104],"design":[105],"cycle":[106],"time":[107],"simultaneously":[109],"produces":[110],"reasonable":[111],"performance.":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}