{"id":"https://openalex.org/W3143743485","doi":"https://doi.org/10.1109/iccad.2011.6105409","title":"Gate sizing and device technology selection algorithms for high-performance industrial designs","display_name":"Gate sizing and device technology selection algorithms for high-performance industrial designs","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3143743485","doi":"https://doi.org/10.1109/iccad.2011.6105409","mag":"3143743485"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105409","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103071783","display_name":"Muhammet Mustafa \u00d6zdal","orcid":"https://orcid.org/0000-0002-6239-9622"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Muhammet Mustafa Ozdal","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053468539","display_name":"Steven M. Burns","orcid":"https://orcid.org/0000-0003-0248-5403"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Burns","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103071783"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.7742,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.93862399,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"724","last_page":"731"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7125545740127563},{"id":"https://openalex.org/keywords/lagrangian-relaxation","display_name":"Lagrangian relaxation","score":0.6581270098686218},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6217122673988342},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5667310357093811},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.5171855688095093},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4785652458667755},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4440371096134186},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4225562810897827},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39755532145500183},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3651214838027954},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22829389572143555},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.22403287887573242},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20611613988876343},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12992912530899048},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.119082510471344}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7125545740127563},{"id":"https://openalex.org/C91765299","wikidata":"https://www.wikidata.org/wiki/Q3424292","display_name":"Lagrangian relaxation","level":2,"score":0.6581270098686218},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6217122673988342},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5667310357093811},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.5171855688095093},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4785652458667755},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4440371096134186},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4225562810897827},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39755532145500183},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3651214838027954},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22829389572143555},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.22403287887573242},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20611613988876343},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12992912530899048},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.119082510471344},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105409","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105409","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2044782068","https://openalex.org/W2097749440","https://openalex.org/W2108795346","https://openalex.org/W2122440811","https://openalex.org/W2130675388","https://openalex.org/W2131172683","https://openalex.org/W2132178096","https://openalex.org/W2132233398","https://openalex.org/W2133390788","https://openalex.org/W2148292098","https://openalex.org/W4231119589","https://openalex.org/W4237297289","https://openalex.org/W4241987548","https://openalex.org/W4242367630","https://openalex.org/W6677950995"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W4313484792","https://openalex.org/W2121053958","https://openalex.org/W4282568311"],"abstract_inverted_index":{"It":[0],"is":[1],"becoming":[2],"more":[3,5],"and":[4,26,104,148],"important":[6],"to":[7,46,107,123,128,143],"design":[8],"high":[9],"performance":[10],"designs":[11],"with":[12],"as":[13,16,99],"low":[14],"power":[15,146],"possible.":[17],"In":[18,110],"this":[19],"paper,":[20],"we":[21,56,113,135],"study":[22],"the":[23,38,48,95,115,119,125],"gate":[24],"sizing":[25],"device":[27],"technology":[28],"selection":[29],"problem":[30],"for":[31,152],"today's":[32],"industrial":[33,53,132],"designs.":[34,54],"We":[35,76,93],"first":[36],"outline":[37],"typical":[39],"practical":[40],"problems":[41],"that":[42,64,82,137],"make":[43],"it":[44],"difficult":[45],"use":[47],"traditional":[49],"algorithms":[50,106,139],"on":[51,90],"high-performance":[52,154],"Then,":[55],"propose":[57,78,105],"a":[58,79,100,129],"Lagrangian":[59,97],"Relaxation":[60],"(LR)":[61],"based":[62,89],"formulation":[63],"decouples":[65],"timing":[66,121,151],"analysis":[67],"from":[68],"optimization":[69,133],"without":[70],"resulting":[71],"in":[72],"loss":[73],"of":[74,117],"accuracy.":[75],"also":[77],"graph":[80,102],"model":[81,94],"accurately":[83],"captures":[84],"discrete":[85,101],"cell":[86],"type":[87],"characteristics":[88],"library":[91],"data.":[92],"relaxed":[96],"subproblem":[98],"problem,":[103],"solve":[108],"it.":[109],"our":[111,138],"experiments,":[112],"demonstrate":[114],"importance":[116],"using":[118],"signoff":[120],"engine":[122],"guide":[124],"optimization.":[126],"Compared":[127],"state-of-the":[130],"art":[131],"flow,":[134],"show":[136],"can":[140],"obtain":[141],"up":[142],"38%":[144],"leakage":[145],"reductions":[147],"better":[149],"overall":[150],"real":[153],"microprocessor":[155],"blocks.":[156]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":3}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}