{"id":"https://openalex.org/W3146200412","doi":"https://doi.org/10.1109/iccad.2011.6105404","title":"Accelerating RTL simulation with GPUs","display_name":"Accelerating RTL simulation with GPUs","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3146200412","doi":"https://doi.org/10.1109/iccad.2011.6105404","mag":"3146200412"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105404","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105404","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101614662","display_name":"Hao Qian","orcid":"https://orcid.org/0000-0002-7232-1300"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hao Qian","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059155953","display_name":"Yangdong Deng","orcid":"https://orcid.org/0000-0002-8257-693X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yangdong Deng","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101614662"],"corresponding_institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.2588,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.63654096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"687","last_page":"693"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8550082445144653},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6253085136413574},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6016461253166199},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5742896199226379},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5473763942718506},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5371416807174683},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5310457348823547},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.47532179951667786},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4715571403503418},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.465177983045578},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3753553628921509},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.36577388644218445},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3525659143924713},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.30522310733795166},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2557834982872009},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21077501773834229}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8550082445144653},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6253085136413574},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6016461253166199},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5742896199226379},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5473763942718506},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5371416807174683},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5310457348823547},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.47532179951667786},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4715571403503418},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.465177983045578},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3753553628921509},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.36577388644218445},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3525659143924713},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.30522310733795166},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2557834982872009},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21077501773834229},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105404","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105404","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1578415644","https://openalex.org/W1975338463","https://openalex.org/W1994061133","https://openalex.org/W2052760627","https://openalex.org/W2075529514","https://openalex.org/W2118900647","https://openalex.org/W2133250872","https://openalex.org/W2137693161","https://openalex.org/W2151250761","https://openalex.org/W3144573862","https://openalex.org/W3146952922","https://openalex.org/W3174107850"],"related_works":["https://openalex.org/W3179204154","https://openalex.org/W2364850565","https://openalex.org/W2761297466","https://openalex.org/W3153308115","https://openalex.org/W2897279464","https://openalex.org/W3174803332","https://openalex.org/W1993477016","https://openalex.org/W1485670635","https://openalex.org/W4360604918","https://openalex.org/W2016571982"],"abstract_inverted_index":{"With":[0],"the":[1,11,23,32,51,58,91,102,130],"fast":[2],"increasing":[3],"complexity":[4],"of":[5,13,22,60,132,192],"integrated":[6],"circuits,":[7],"verification":[8,33,43],"has":[9],"become":[10],"bottleneck":[12],"today's":[14],"IC":[15,24,38,62,68,94],"design":[16,25,39,69,95],"flow.":[17],"In":[18,143,176],"fact,":[19],"over":[20,230],"70%":[21],"turn-around":[26],"time":[27,85],"can":[28,82],"be":[29,83],"spent":[30],"on":[31,110,174],"process":[34],"in":[35],"a":[36,66,117,156,178,189,203,224],"typical":[37],"project.":[40],"Among":[41],"various":[42],"tasks,":[44],"Register":[45],"Transfer":[46],"Level":[47],"(RTL)":[48],"simulation":[49,81,104,141,152,182,196],"is":[50,89,98,115,184],"most":[52,92],"widely":[53],"used":[54],"method":[55],"to":[56,100,120,135,158,170,187,206],"validate":[57],"correctness":[59],"digital":[61],"designs.":[63],"When":[64],"simulating":[65],"large":[67],"with":[70],"complicated":[71],"internal":[72],"behaviors":[73],"(e.g.,":[74],"CPU":[75],"cores":[76],"running":[77],"embedded":[78],"software),":[79],"RTL":[80,103,151,161,195,227],"extremely":[84],"consuming.":[86],"Since":[87],"RTL-to-layout":[88],"still":[90],"prevalent":[93],"methodology,":[96],"it":[97],"essential":[99],"speedup":[101],"process.":[105],"Recently,":[106],"General":[107],"Purpose":[108],"computing":[109],"Graphics":[111],"Processing":[112],"Units":[113],"(GPGPU)":[114],"becoming":[116],"promising":[118],"paradigm":[119],"accelerate":[121],"computing-intensive":[122],"workloads.":[123],"A":[124],"few":[125],"recent":[126],"works":[127],"have":[128],"demonstrated":[129],"effectiveness":[131],"using":[133],"GPU":[134,165,208,220],"expedite":[136],"gate":[137],"and":[138],"system":[139],"level":[140,191],"tasks.":[142],"this":[144],"work,":[145],"we":[146,200],"proposed":[147],"an":[148,210],"efficient":[149,211],"GPU-accelerated":[150],"framework.":[153],"We":[154],"introduce":[155],"methodology":[157],"translate":[159],"Verilog":[160],"description":[162],"into":[163],"equivalent":[164],"source":[166],"code":[167],"so":[168],"as":[169,209],"simulate":[171],"circuit":[172],"behavior":[173],"GPUs.":[175],"addition,":[177],"CMB":[179],"based":[180,221],"parallel":[181,213],"protocol":[183],"also":[185,201],"adopted":[186],"provide":[188],"sufficient":[190],"parallelism.":[193],"Because":[194],"lacks":[197],"data-level":[198],"parallelism,":[199],"present":[202],"novel":[204],"solution":[205],"use":[207],"task-level":[212],"processor.":[214],"Experimental":[215],"results":[216],"prove":[217],"that":[218],"our":[219],"simulator":[222,228],"outperforms":[223],"commercial":[225],"sequential":[226],"by":[229],"20":[231],"fold.":[232]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}