{"id":"https://openalex.org/W3146295682","doi":"https://doi.org/10.1109/iccad.2011.6105389","title":"Mitigating FPGA interconnect soft errors by in-place LUT inversion","display_name":"Mitigating FPGA interconnect soft errors by in-place LUT inversion","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3146295682","doi":"https://doi.org/10.1109/iccad.2011.6105389","mag":"3146295682"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105389","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045693138","display_name":"Naifeng Jing","orcid":"https://orcid.org/0000-0001-8417-5796"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Naifeng Jing","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080021968","display_name":"Ju-Yueh Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ju-Yueh Lee","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045693138"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":1.0075,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.79851102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"582","last_page":"586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7065403461456299},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6594306230545044},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.637516438961029},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6356770992279053},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6342110633850098},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5709472298622131},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5612253546714783},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49592360854148865},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.47695887088775635},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4591578245162964},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43440645933151245},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41054463386535645},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3649945855140686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3437349200248718},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3297404646873474},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.25765669345855713},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22438424825668335},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11210724711418152}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7065403461456299},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6594306230545044},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.637516438961029},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6356770992279053},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6342110633850098},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5709472298622131},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5612253546714783},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49592360854148865},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.47695887088775635},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4591578245162964},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43440645933151245},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41054463386535645},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3649945855140686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3437349200248718},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3297404646873474},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.25765669345855713},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22438424825668335},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11210724711418152},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105389","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2015213746","https://openalex.org/W2035847677","https://openalex.org/W2057859842","https://openalex.org/W2106986126","https://openalex.org/W2124021899","https://openalex.org/W2131044255","https://openalex.org/W2135414191","https://openalex.org/W2138840350","https://openalex.org/W2150689124","https://openalex.org/W2161076388","https://openalex.org/W2163064147","https://openalex.org/W2166579337","https://openalex.org/W4240833370","https://openalex.org/W4256210234","https://openalex.org/W6642590662","https://openalex.org/W6654209339","https://openalex.org/W6675971072"],"related_works":["https://openalex.org/W2394360355","https://openalex.org/W4239932082","https://openalex.org/W2108393613","https://openalex.org/W2074063066","https://openalex.org/W2977557576","https://openalex.org/W2003435315","https://openalex.org/W2384487777","https://openalex.org/W3040878082","https://openalex.org/W2121539644","https://openalex.org/W2596270705"],"abstract_inverted_index":{"Modern":[0],"SRAM-based":[1],"FPGAs":[2],"(Field":[3],"Programmable":[4],"Gate":[5],"Arrays)":[6],"use":[7],"multiplexer-based":[8,230],"unidirectional":[9],"routing,":[10,205],"and":[11,52,56,76,104,107,126,181,188,204,206],"SRAM":[12],"configuration":[13],"cells":[14],"in":[15,25,153],"these":[16],"multiplexers":[17],"contribute":[18],"to":[19,42,118,165,191],"the":[20,44,59,70,82,89,95,133,145,166,213,221],"majority":[21],"of":[22,58,151,168,197,215],"soft":[23],"errors":[24],"FPGAs.":[26],"In":[27,170],"this":[28],"paper,":[29],"we":[30],"formulate":[31],"an":[32,65],"In-Placed":[33],"inVersion":[34],"(IPV)":[35],"on":[36,69,81,124,225],"LUT":[37,147],"(Look-Up":[38],"Table)":[39],"logic":[40,235],"polarities":[41],"reduce":[43],"Soft":[45],"Error":[46],"Rate":[47],"(SER)":[48],"at":[49],"chip":[50,120,157,177,193],"level,":[51],"reveal":[53],"a":[54,78,192],"locality":[55],"NP-Hardness":[57],"IPV":[60,115,173,187],"problem.":[61],"We":[62,91],"then":[63,105],"develop":[64],"exact":[66],"algorithm":[67],"based":[68,80],"binary":[71],"integer":[72],"linear":[73],"programming":[74],"(ILP)":[75],"also":[77],"heuristic":[79],"simulated":[83],"annealing":[84],"(SA),":[85],"both":[86],"enabled":[87],"by":[88,102,109,131,233],"locality.":[90],"report":[92],"results":[93,112],"for":[94,228],"10":[96],"largest":[97,146],"MCNC":[98],"combinational":[99],"benchmarks":[100],"synthesized":[101],"ABC":[103],"placed":[106],"routed":[108],"VPR.":[110],"The":[111],"show":[113],"that":[114],"obtains":[116,174],"close":[117],"4\u00d7":[119,176],"level":[121,148,158,178,194],"SER":[122,135,149,159,179,195,226],"reduction":[123,136,150,160,180,196,227],"average":[125],"SA":[127],"is":[128,161,220],"highly":[129],"effective":[130],"obtaining":[132],"same":[134],"as":[137],"ILP":[138],"does.":[139],"A":[140],"recent":[141],"work":[142,219],"IPD":[143,189],"has":[144],"2.7\u00d7":[152],"literature,":[154],"but":[155],"its":[156],"merely":[162],"7%":[163],"due":[164],"dominance":[167],"interconnects.":[169],"contrast,":[171],"SA-based":[172],"nearly":[175],"runs":[182],"30\u00d7":[183],"faster.":[184],"Furthermore,":[185],"combining":[186],"leads":[190],"5.3\u00d7.":[198],"This":[199],"does":[200,207],"not":[201,208],"change":[202],"placement":[203],"affect":[209],"design":[210],"closure.":[211],"To":[212],"best":[214],"our":[216,218],"knowledge,":[217],"first":[222],"in-depth":[223],"study":[224],"modern":[229],"FPGA":[231],"routing":[232],"in-placed":[234],"re-synthesis.":[236]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}