{"id":"https://openalex.org/W3142235025","doi":"https://doi.org/10.1109/iccad.2011.6105385","title":"Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs","display_name":"Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3142235025","doi":"https://doi.org/10.1109/iccad.2011.6105385","mag":"3142235025"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012434757","display_name":"Mohit Pathak","orcid":"https://orcid.org/0000-0002-2109-7759"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mohit Pathak","raw_affiliation_strings":["Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108395667","display_name":"Jiwoo Pak","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiwoo Pak","raw_affiliation_strings":["Department of ECE, University of Texas, Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["Department of ECE, University of Texas, Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012434757"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.5898,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.85804025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"555","last_page":"562"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.9475655555725098},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7960120439529419},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7086441516876221},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6545237302780151},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.6118654012680054},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5764620900154114},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.561206579208374},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5319011211395264},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49738314747810364},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4572427570819855},{"id":"https://openalex.org/keywords/flip-chip","display_name":"Flip chip","score":0.4296574592590332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3353259861469269},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3211491107940674},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.3095128536224365},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22960084676742554},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.224922776222229},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.18024948239326477},{"id":"https://openalex.org/keywords/composite-material","display_name":"Composite material","score":0.08204472064971924},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.06974214315414429}],"concepts":[{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.9475655555725098},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7960120439529419},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7086441516876221},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6545237302780151},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.6118654012680054},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5764620900154114},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.561206579208374},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5319011211395264},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49738314747810364},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4572427570819855},{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.4296574592590332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3353259861469269},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3211491107940674},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.3095128536224365},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22960084676742554},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.224922776222229},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.18024948239326477},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.08204472064971924},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.06974214315414429},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1920321889","https://openalex.org/W1971124352","https://openalex.org/W2011156441","https://openalex.org/W2031050377","https://openalex.org/W2104839093","https://openalex.org/W2107789747","https://openalex.org/W2126084661","https://openalex.org/W2165417544","https://openalex.org/W2169739755","https://openalex.org/W4245053922"],"related_works":["https://openalex.org/W2135610295","https://openalex.org/W2019002696","https://openalex.org/W2383464288","https://openalex.org/W2036257880","https://openalex.org/W2153002732","https://openalex.org/W2222224964","https://openalex.org/W4312936350","https://openalex.org/W2025923707","https://openalex.org/W2128424549","https://openalex.org/W2013376612"],"abstract_inverted_index":{"Electromigration":[0],"(EM)":[1],"is":[2,67],"a":[3,134,143,156,176],"critical":[4],"problem":[5,28],"for":[6],"interconnect":[7],"reliability":[8],"of":[9,63,87,94,104,116,119,125,142],"modern":[10],"integrated":[11],"circuits":[12],"(ICs),":[13],"especially":[14],"as":[15],"the":[16,26,48,53,60,85,102,117,139,165,171,182,187],"feature":[17],"size":[18],"becomes":[19,29],"smaller.":[20],"In":[21,80],"three-dimensional":[22],"(3D)":[23],"IC":[24],"technology,":[25],"EM":[27,72,91,122,167,183],"more":[30],"severe":[31],"due":[32,51],"to":[33,52,137,158,163,180],"drastic":[34],"dimension":[35],"mismatches":[36],"between":[37],"metal":[38,95,126],"wires,":[39],"through":[40],"silicon":[41],"vias":[42],"(TSVs),":[43],"and":[44,151,189],"landing":[45],"pads.":[46],"Meanwhile,":[47],"thermo-mechanical":[49],"stress":[50,89,107,120],"TSV":[54,88,105],"can":[55],"also":[56,174],"cause":[57],"reduction":[58],"in":[59,77,97,109,170],"failure":[61,92,123,140],"time":[62,93,124,141],"wires.":[64,110,127],"However,":[65],"there":[66],"very":[68],"little":[69],"study":[70],"on":[71,90,106,121,129,147,193],"issues":[73],"that":[74],"consider":[75],"TSVs":[76],"3D":[78,98],"ICs.":[79,99],"this":[81],"paper,":[82],"we":[83,132],"show":[84],"impact":[86,103,118,192],"wires":[96],"We":[100,111,153,173],"model":[101],"variation":[108],"then":[112,154],"perform":[113,159],"detailed":[114,135],"modeling":[115],"Based":[128],"our":[130],"analysis,":[131],"build":[133],"library":[136],"predict":[138],"given":[144],"wire":[145],"based":[146],"current":[148],"density,":[149],"temperature":[150],"stress.":[152],"propose":[155,175],"method":[157],"fast":[160],"full-chip":[161],"simulation,":[162],"determine":[164],"various":[166,194],"related":[168,184],"hot-spots":[169],"design.":[172],"simple":[177],"routing-blockage":[178],"scheme":[179],"reduce":[181],"failures":[185],"near":[186],"TSVs,":[188],"see":[190],"its":[191],"metrics.":[195]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}