{"id":"https://openalex.org/W3136127139","doi":"https://doi.org/10.1109/iccad.2011.6105347","title":"Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning","display_name":"Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3136127139","doi":"https://doi.org/10.1109/iccad.2011.6105347","mag":"3136127139"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105347","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057329555","display_name":"Matthew Grange","orcid":"https://orcid.org/0009-0007-6898-0454"},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Matthew Grange","raw_affiliation_strings":["Centre of Microsystems Engineering, Faculty of Applied Sciences, Lancaster University, Lancaster, UK"],"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Faculty of Applied Sciences, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Axel Jantsch","raw_affiliation_strings":["Department of Electronic, Communication, and Software Systems, Royal Institute of Technology, Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electronic, Communication, and Software Systems, Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090054314","display_name":"Roshan Weerasekera","orcid":"https://orcid.org/0000-0002-6287-2731"},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Roshan Weerasekera","raw_affiliation_strings":["Centre of Microsystems Engineering, Faculty of Applied Sciences, Lancaster University, Lancaster, UK"],"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Faculty of Applied Sciences, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018789044","display_name":"Dinesh Pamunuwa","orcid":"https://orcid.org/0000-0002-4838-7932"},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dinesh Pamunuwa","raw_affiliation_strings":["Centre of Microsystems Engineering, Faculty of Applied Sciences, Lancaster University, Lancaster, UK"],"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Faculty of Applied Sciences, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057329555"],"corresponding_institution_ids":["https://openalex.org/I67415387"],"apc_list":null,"apc_paid":null,"fwci":0.3696,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70760825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"310","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7027249336242676},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6588675379753113},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5818078517913818},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5775995850563049},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5712922811508179},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.53938889503479},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4439792037010193},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4400685727596283},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4295436441898346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4109792709350586},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37143898010253906},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20288223028182983},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13675493001937866},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10372015833854675},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09056583046913147}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7027249336242676},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6588675379753113},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5818078517913818},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5775995850563049},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5712922811508179},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.53938889503479},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4439792037010193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4400685727596283},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4295436441898346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4109792709350586},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37143898010253906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20288223028182983},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13675493001937866},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10372015833854675},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09056583046913147},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccad.2011.6105347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105347","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/cd9b42e7-1cf0-4fa8-89e3-2418ba2e6507","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/cd9b42e7-1cf0-4fa8-89e3-2418ba2e6507","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Grange, M, Jantsch, A, Weerasekera, R & Pamunuwa, D 2011, Modeling the Computational Efficiency of 2-D and 3-D Silicon Processors for Early Chip Planning. in 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). Computer-Aided Design (ICCAD), Institute of Electrical and Electronics Engineers (IEEE), pp. 310-317. https://doi.org/10.1109/ICCAD.2011.6105347","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1599079101","https://openalex.org/W1998202312","https://openalex.org/W2017503457","https://openalex.org/W2027712195","https://openalex.org/W2037915256","https://openalex.org/W2046574526","https://openalex.org/W2069345435","https://openalex.org/W2070694218","https://openalex.org/W2084416612","https://openalex.org/W2098463182","https://openalex.org/W2100471067","https://openalex.org/W2120886827","https://openalex.org/W2122636510","https://openalex.org/W2125146620","https://openalex.org/W2143807959","https://openalex.org/W2153197578","https://openalex.org/W2155503253","https://openalex.org/W2159747318","https://openalex.org/W2164994305","https://openalex.org/W2171825402","https://openalex.org/W2171990275","https://openalex.org/W2532645630","https://openalex.org/W2543638529","https://openalex.org/W4243164749","https://openalex.org/W4249112804"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2380576232","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2937054111","https://openalex.org/W2066223521","https://openalex.org/W2013178899","https://openalex.org/W373327546"],"abstract_inverted_index":{"Hierarchical":[0],"models":[1,77],"from":[2],"physical":[3],"to":[4,15,42,63,101],"system-level":[5],"are":[6,78],"proposed":[7],"for":[8,23,56,95],"architectural":[9],"exploration":[10],"of":[11,45,52,59,89,98,109],"high-performance":[12],"silicon":[13],"systems":[14,33,100],"quantify":[16],"the":[17,66,105,110],"performance":[18,91],"and":[19,25,38,84,92],"cost":[20,93],"trade":[21],"offs":[22],"2-D":[24],"3-D":[26,32],"IC":[27],"implementations.":[28],"We":[29],"show":[30],"that":[31],"can":[34,85],"reduce":[35],"interconnect":[36],"delay":[37],"energy":[39,68],"by":[40],"up":[41],"an":[43,50],"order":[44],"magnitude":[46],"over":[47],"2-D,":[48],"with":[49],"increase":[51],"20-30%":[53],"in":[54],"performance-per-watt":[55],"every":[57],"doubling":[58],"stack":[60],"height.":[61],"Contrary":[62],"previous":[64],"analysis,":[65],"improved":[67],"efficiency":[69],"is":[70],"achievable":[71],"at":[72,104],"a":[73,81,96],"favorable":[74],"cost.":[75],"The":[76],"packaged":[79],"as":[80],"standalone":[82],"tool":[83],"provide":[86],"fast":[87],"estimation":[88],"coarse-grain":[90],"limitations":[94],"variety":[97],"processing":[99],"be":[102],"used":[103],"early":[106],"chip-planning":[107],"phase":[108],"design":[111],"cycle.":[112]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}