{"id":"https://openalex.org/W3144995927","doi":"https://doi.org/10.1109/iccad.2011.6105346","title":"Escape routing for staggered-pin-array PCBs","display_name":"Escape routing for staggered-pin-array PCBs","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3144995927","doi":"https://doi.org/10.1109/iccad.2011.6105346","mag":"3144995927"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006808751","display_name":"Yuan-Kai Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yuan-Kai Ho","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009278096","display_name":"Hsu-Chieh Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsu-Chieh Lee","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006808751"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":1.3248,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83803046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"306","last_page":"309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7398281097412109},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5618523359298706},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.4913133680820465},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49006426334381104},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.47384554147720337},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.46230876445770264},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.4583430290222168},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.42973947525024414},{"id":"https://openalex.org/keywords/destination-sequenced-distance-vector-routing","display_name":"Destination-Sequenced Distance Vector routing","score":0.4150657653808594},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3924764394760132},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.3871251940727234},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3590364158153534},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3051707148551941},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25464165210723877},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16143250465393066},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.15646931529045105}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7398281097412109},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5618523359298706},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.4913133680820465},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49006426334381104},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.47384554147720337},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.46230876445770264},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.4583430290222168},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.42973947525024414},{"id":"https://openalex.org/C29436982","wikidata":"https://www.wikidata.org/wiki/Q3700557","display_name":"Destination-Sequenced Distance Vector routing","level":5,"score":0.4150657653808594},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3924764394760132},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.3871251940727234},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3590364158153534},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3051707148551941},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25464165210723877},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16143250465393066},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.15646931529045105},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2008772536","https://openalex.org/W2026034687","https://openalex.org/W2133118089","https://openalex.org/W2138421468","https://openalex.org/W2144672268","https://openalex.org/W2145374250","https://openalex.org/W2147776496","https://openalex.org/W2161474076","https://openalex.org/W2611147814","https://openalex.org/W4250275124","https://openalex.org/W4255120650","https://openalex.org/W6679909840"],"related_works":["https://openalex.org/W2181601090","https://openalex.org/W3127002380","https://openalex.org/W2117516174","https://openalex.org/W2041853321","https://openalex.org/W2406963874","https://openalex.org/W2751383119","https://openalex.org/W2604779282","https://openalex.org/W152510122","https://openalex.org/W2361465121","https://openalex.org/W2607223747"],"abstract_inverted_index":{"To":[0],"accommodate":[1],"the":[2,10,24,54,63,78,82,94,107],"ever-growing":[3],"pin":[4,12,21,29,67,84],"number":[5],"of":[6,36,65,81],"complex":[7],"PCB":[8,37],"designs,":[9],"staggered":[11,28,66,83],"array":[13],"is":[14,32,39,90],"introduced":[15],"for":[16,27,44,53,57,109],"modern":[17],"designs":[18],"with":[19],"higher":[20],"density.":[22],"However,":[23],"escape":[25,55,96],"routing":[26,51,56,79,97,108],"arrays,":[30,68],"which":[31],"a":[33,50],"key":[34],"component":[35],"routing,":[38],"significantly":[40],"different":[41],"from":[42],"that":[43,75,102],"grid":[45],"arrays.":[46],"This":[47],"paper":[48],"presents":[49],"algorithm":[52,89],"staggered-pin-array":[58,95],"PCBs.":[59],"We":[60],"first":[61],"analyze":[62],"properties":[64],"and":[69,113],"propose":[70],"an":[71],"orthogonal-side":[72],"wiring":[73],"style":[74],"fully":[76],"utilizes":[77],"resource":[80],"array.":[85],"An":[86],"LP/ILP":[87],"based":[88],"presented":[91],"to":[92],"solve":[93],"problem.":[98],"Experimental":[99],"results":[100],"show":[101],"our":[103],"approach":[104],"successfully":[105],"completed":[106],"all":[110],"testcases":[111],"efficiently":[112],"effectively.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4}],"updated_date":"2026-01-09T23:09:53.351390","created_date":"2025-10-10T00:00:00"}