{"id":"https://openalex.org/W3142853296","doi":"https://doi.org/10.1109/iccad.2011.6105340","title":"Myth busters: Microprocessor clocking is from Mars, ASICs clocking is from Venus","display_name":"Myth busters: Microprocessor clocking is from Mars, ASICs clocking is from Venus","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3142853296","doi":"https://doi.org/10.1109/iccad.2011.6105340","mag":"3142853296"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038455045","display_name":"Joseph Kozhaya","orcid":null},"institutions":[{"id":"https://openalex.org/I1309191912","display_name":"Research Triangle Park Foundation","ror":"https://ror.org/03eqttr49","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1309191912"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joseph Kozhaya","raw_affiliation_strings":["IBM EDA Laboratory, Research Triangle Park, NC, USA"],"affiliations":[{"raw_affiliation_string":"IBM EDA Laboratory, Research Triangle Park, NC, USA","institution_ids":["https://openalex.org/I1309191912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054155143","display_name":"P.J. Restle","orcid":"https://orcid.org/0000-0002-3124-4265"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Phillip Restle","raw_affiliation_strings":["IBM Research, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066647898","display_name":"Haifeng Qian","orcid":"https://orcid.org/0000-0002-7189-6903"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haifeng Qian","raw_affiliation_strings":["IBM Research, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038455045"],"corresponding_institution_ids":["https://openalex.org/I1309191912"],"apc_list":null,"apc_paid":null,"fwci":1.0075,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79832013,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7999316453933716},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.784259557723999},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7290032505989075},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6268424987792969},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.599152147769928},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5898351669311523},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5806097984313965},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5765088796615601},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5677049160003662},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.47910693287849426},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4657284617424011},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.341798335313797},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27160531282424927},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15293288230895996},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07117921113967896}],"concepts":[{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7999316453933716},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.784259557723999},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7290032505989075},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6268424987792969},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.599152147769928},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5898351669311523},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5806097984313965},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5765088796615601},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5677049160003662},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.47910693287849426},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4657284617424011},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.341798335313797},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27160531282424927},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15293288230895996},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07117921113967896}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2171856045","https://openalex.org/W2173972090","https://openalex.org/W3140258279","https://openalex.org/W4230361805"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"This":[0],"paper":[1],"compares":[2],"and":[3,17,37,49,54,65,114,130],"contrasts":[4],"two":[5],"common":[6],"clock":[7,10,18,35,38,60,73,79,89,106,135],"distribution":[8,15,23,136],"styles:":[9],"grids,":[11],"the":[12,20,31,47,125,151],"preferred":[13,21],"microprocessor":[14],"style,":[16,104],"trees,":[19,39],"ASICs":[22],"style.":[24],"After":[25],"a":[26,40,78,87,101,105],"high":[27],"level":[28],"description":[29],"of":[30,52],"routing":[32],"methodologies":[33],"for":[34],"grids":[36,53,61],"case":[41],"study":[42],"is":[43,123,138],"presented":[44],"to":[45,70,100,146],"compare":[46],"performance":[48,142],"cost":[50,126],"trade-off":[51],"trees.":[55],"Our":[56],"results":[57],"show":[58],"that":[59,124],"consume":[62],"more":[63,96],"power":[64,131],"wiring":[66,85,113,129],"resources":[67],"but":[68,92],"only":[69,110],"achieve":[71],"aggressive":[72],"targets.":[74],"In":[75],"this":[76],"example":[77],"tree":[80,107,154],"style":[81,91],"uses":[82,109],"28%":[83],"less":[84,112],"than":[86],"full":[88],"grid":[90,103,152],"suffers":[93,115],"12":[94],"ps":[95,117],"skew.":[97,119],"However,":[98],"compared":[99],"sparse":[102],"solution":[108],"4%":[111],"9.6":[116],"higher":[118],"The":[120],"key":[121],"message":[122],"in":[127],"extra":[128],"consumption":[132],"across":[133],"different":[134],"styles":[137],"mainly":[139],"driven":[140],"by":[141,150],"targets":[143],"as":[144],"opposed":[145],"being":[147],"fundamentally":[148],"dictated":[149],"vs.":[153],"decision.":[155]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}