{"id":"https://openalex.org/W3138820204","doi":"https://doi.org/10.1109/iccad.2011.6105331","title":"Alternative design methodologies for the next generation logic switch","display_name":"Alternative design methodologies for the next generation logic switch","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3138820204","doi":"https://doi.org/10.1109/iccad.2011.6105331","mag":"3138820204"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/170360","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055710356","display_name":"Davide Sacchetto","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Davide Sacchetto","raw_affiliation_strings":["Microelectronic System Laboratory (LSM) Ecole Poly technique Federale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic System Laboratory (LSM) Ecole Poly technique Federale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068047109","display_name":"Michele De Marchi","orcid":"https://orcid.org/0000-0001-7967-6983"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Michele De Marchi","raw_affiliation_strings":["Integrated System Laboratory (LSI) Ecole Poly technique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated System Laboratory (LSI) Ecole Poly technique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated System Laboratory (LSI) Ecole Poly technique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated System Laboratory (LSI) Ecole Poly technique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["Microelectronic System Laboratory (LSM) Ecole Poly technique Federale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic System Laboratory (LSM) Ecole Poly technique Federale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055710356"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67164464,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"pp","issue":null,"first_page":"231","last_page":"234"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7066296935081482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6167048215866089},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5846424698829651},{"id":"https://openalex.org/keywords/ambipolar-diffusion","display_name":"Ambipolar diffusion","score":0.5240459442138672},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4813407361507416},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4623616337776184},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44860437512397766},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4306773841381073},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.33683234453201294},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30291926860809326},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2441336214542389},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08658695220947266}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7066296935081482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6167048215866089},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5846424698829651},{"id":"https://openalex.org/C25621703","wikidata":"https://www.wikidata.org/wiki/Q2658857","display_name":"Ambipolar diffusion","level":3,"score":0.5240459442138672},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4813407361507416},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4623616337776184},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44860437512397766},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4306773841381073},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.33683234453201294},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30291926860809326},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2441336214542389},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08658695220947266},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C82706917","wikidata":"https://www.wikidata.org/wiki/Q10251","display_name":"Plasma","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccad.2011.6105331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:170360","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/170360","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:170360","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/72791","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:170360","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/170360","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W88897361","https://openalex.org/W1518236483","https://openalex.org/W1971630018","https://openalex.org/W1989882158","https://openalex.org/W1997965855","https://openalex.org/W2027345049","https://openalex.org/W2028975741","https://openalex.org/W2031805653","https://openalex.org/W2035816549","https://openalex.org/W2066748541","https://openalex.org/W2069814353","https://openalex.org/W2099982735","https://openalex.org/W2109471502","https://openalex.org/W2112181056","https://openalex.org/W2159350647","https://openalex.org/W2162457109","https://openalex.org/W4253084021","https://openalex.org/W4254515931","https://openalex.org/W6657431293","https://openalex.org/W6683317039"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W1985308002","https://openalex.org/W2542337934","https://openalex.org/W2170504327","https://openalex.org/W2043019798","https://openalex.org/W1977171228","https://openalex.org/W1990901299"],"abstract_inverted_index":{"Next":[0],"generation":[1],"logic":[2,114],"switch":[3],"devices":[4,104],"are":[5,35,51],"expected":[6],"to":[7,15],"rely":[8],"on":[9,73,87,99],"radically":[10],"new":[11],"technologies":[12,50],"mainly":[13],"due":[14],"the":[16,100,108],"increasing":[17],"difficulties":[18],"and":[19,61,113],"limitations":[20],"of":[21,55,64,110],"state-of-the-art":[22],"CMOS":[23,42,69],"switches,":[24],"which,":[25],"in":[26,53,62],"turn,":[27],"will":[28],"also":[29],"require":[30],"innovative":[31],"design":[32,59,84],"methodologies":[33],"that":[34],"distinctly":[36],"different":[37],"from":[38],"those":[39],"used":[40],"for":[41,58],"technologies.":[43],"In":[44],"this":[45],"paper,":[46],"three":[47],"alternative":[48,83],"emerging":[49],"showcased":[52],"terms":[54,63],"their":[56],"requirements":[57],"implementation":[60],"potential":[65],"advantages.":[66],"First,":[67],"a":[68,95],"evolutionary":[70],"approach":[71,97],"based":[72,86,98],"vertically-stacked":[74],"gate-all-around":[75],"Si":[76],"nanowire":[77],"FETs":[78,91],"is":[79,92,105],"discussed.":[80],"Next,":[81],"an":[82],"methodology":[85],"ambipolar":[88],"carbon":[89],"nanotube":[90],"presented.":[93],"Finally,":[94],"novel":[96],"recently":[101],"discovered":[102],"memristive":[103],"presented,":[106],"offering":[107],"possibility":[109],"combining":[111],"memory":[112],"functions.":[115]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}