{"id":"https://openalex.org/W3145140451","doi":"https://doi.org/10.1109/iccad.2011.6105322","title":"REBEL and TDC: Two embedded test structures for on-chip measurements of within-die path delay variations","display_name":"REBEL and TDC: Two embedded test structures for on-chip measurements of within-die path delay variations","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3145140451","doi":"https://doi.org/10.1109/iccad.2011.6105322","mag":"3145140451"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004297404","display_name":"Charles Lamech","orcid":null},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Charles Lamech","raw_affiliation_strings":["ECE Department, University of New Mexico, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of New Mexico, USA","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045742622","display_name":"James Aarestad","orcid":null},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Aarestad","raw_affiliation_strings":["ECE Department, University of New Mexico, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of New Mexico, USA","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029774084","display_name":"Jim Plusquellic","orcid":"https://orcid.org/0000-0002-1876-117X"},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Plusquellic","raw_affiliation_strings":["ECE Department, University of New Mexico, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of New Mexico, USA","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053102933","display_name":"Reza Rad","orcid":null},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Reza Rad","raw_affiliation_strings":["ECE Department, University of New Mexico, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of New Mexico, USA","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113938530","display_name":"Kanak Agarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kanak Agarwal","raw_affiliation_strings":["IBM Austin Research Laboratory, USA"],"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004297404"],"corresponding_institution_ids":["https://openalex.org/I169521973"],"apc_list":null,"apc_paid":null,"fwci":3.7779,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.94206357,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"170","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5867145657539368},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5587272047996521},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5409932732582092},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5256189703941345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5005264282226562},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.48168930411338806},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4655284285545349},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4488544464111328},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.44825053215026855},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.44211235642433167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4147726893424988},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36576592922210693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2581133544445038},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.22865048050880432},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10150027275085449},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08953598141670227}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5867145657539368},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5587272047996521},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5409932732582092},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5256189703941345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5005264282226562},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.48168930411338806},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4655284285545349},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4488544464111328},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.44825053215026855},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44211235642433167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4147726893424988},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36576592922210693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2581133544445038},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.22865048050880432},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10150027275085449},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08953598141670227},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1543521752","https://openalex.org/W1945151080","https://openalex.org/W1979194489","https://openalex.org/W1996874179","https://openalex.org/W2001114775","https://openalex.org/W2010430894","https://openalex.org/W2062952706","https://openalex.org/W2076329047","https://openalex.org/W2109604935","https://openalex.org/W2112285517","https://openalex.org/W2115244272","https://openalex.org/W2126344173","https://openalex.org/W2154221003","https://openalex.org/W2155636448","https://openalex.org/W2155671576","https://openalex.org/W2157210245","https://openalex.org/W2167707504","https://openalex.org/W2172075479","https://openalex.org/W2179007144","https://openalex.org/W2217674281","https://openalex.org/W3143079914","https://openalex.org/W3145747011","https://openalex.org/W3150786143","https://openalex.org/W4249020130","https://openalex.org/W6677325421","https://openalex.org/W6677358722"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2444511150","https://openalex.org/W1804063983","https://openalex.org/W2134944363","https://openalex.org/W2057470132"],"abstract_inverted_index":{"As":[0],"feature":[1],"printability":[2],"becomes":[3],"more":[4],"challenging":[5],"in":[6,40,105],"advanced":[7],"technology":[8],"nodes,":[9],"measuring":[10],"and":[11,18,100,147,151],"characterizing":[12,131],"process":[13,132],"variation":[14],"effects":[15],"on":[16],"delay":[17,38,72,82,111,149],"power":[19],"is":[20,51,85,113,119],"becoming":[21],"increasingly":[22],"important.":[23],"In":[24],"this":[25,77],"paper,":[26],"we":[27,122],"present":[28],"two":[29,46],"embedded":[30],"test":[31],"structures":[32,47],"(ETS)":[33],"for":[34,127,140],"carrying":[35],"out":[36],"path":[37,71],"measurement":[39],"actual":[41],"product":[42],"designs.":[43],"Of":[44],"the":[45,66,89],"proposed":[48,120],"here,":[49],"one":[50],"designed":[52,86],"to":[53,68,76,87,124],"be":[54,138],"incorporated":[55],"into":[56],"a":[57,94,115],"customer's":[58],"scan":[59,91],"structures,":[60],"augmenting":[61],"selected":[62],"functional":[63],"units":[64],"with":[65],"ability":[67],"perform":[69],"accurate":[70],"measurements.":[73],"We":[74],"refer":[75,123],"ETS":[78],"as":[79,93,125,152],"REBEL":[80],"(regional":[81],"behavior).":[83],"It":[84],"leverage":[88],"existing":[90],"chain":[92],"means":[95],"of":[96,110,144],"reducing":[97],"area":[98],"overhead":[99],"performance":[101],"impact.":[102],"For":[103],"cases":[104],"which":[106,121],"very":[107],"high":[108],"resolution":[109],"measurements":[112],"required,":[114],"second":[116],"standalone":[117],"structure":[118],"TDC":[126],"time-to-digital":[128],"converter.":[129],"Beyond":[130],"variations,":[133],"these":[134],"ETSs":[135],"can":[136],"also":[137],"used":[139],"design":[141],"debug,":[142],"detection":[143],"hardware":[145],"Trojans":[146],"small":[148],"defects":[150],"physical":[153],"unclonable":[154],"functions.":[155]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}