{"id":"https://openalex.org/W3146247396","doi":"https://doi.org/10.1109/iccad.2011.6105310","title":"PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs","display_name":"PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3146247396","doi":"https://doi.org/10.1109/iccad.2011.6105310","mag":"3146247396"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075696706","display_name":"Yi-Lin Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Lin Chuang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043658408","display_name":"Hong-Ting Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hong-Ting Lin","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065985595","display_name":"Diana Marculescu","orcid":"https://orcid.org/0000-0002-5734-4221"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Diana Marculescu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075696706"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.6720775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8160496950149536},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6365556716918945},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6346855163574219},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6173332929611206},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5814940929412842},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5626503229141235},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5332780480384827},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4802027940750122},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4699295461177826},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4593612849712372},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4372062683105469},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3498133718967438},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31079038977622986},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18641924858093262},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09372937679290771},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0858640968799591}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8160496950149536},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6365556716918945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6346855163574219},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6173332929611206},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5814940929412842},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5626503229141235},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5332780480384827},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4802027940750122},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4699295461177826},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4593612849712372},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4372062683105469},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3498133718967438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31079038977622986},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18641924858093262},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09372937679290771},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0858640968799591},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2002525234","https://openalex.org/W2023981464","https://openalex.org/W2114871550","https://openalex.org/W2142398851","https://openalex.org/W2142838686","https://openalex.org/W2150499679","https://openalex.org/W2167190617","https://openalex.org/W2169827315","https://openalex.org/W3151246649"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W2144282137","https://openalex.org/W2127892766","https://openalex.org/W2090213929","https://openalex.org/W2801352139","https://openalex.org/W2165139624"],"abstract_inverted_index":{"Pulsed":[0],"latches":[1,26],"have":[2],"emerged":[3],"as":[4],"a":[5],"popular":[6],"technique":[7],"to":[8,49,81,99,121],"reduce":[9],"the":[10,19,43,47,59,66,84,90],"power":[11,38,68,101,114],"consumption":[12,115],"and":[13,31,52,63,69,102,116],"delay":[14],"for":[15,24,55,86],"clock":[16],"networks.":[17],"However,":[18],"current":[20],"physical":[21],"synthesis":[22,33,123],"flow":[23],"pulsed":[25],"still":[27],"performs":[28],"circuit":[29],"placement":[30,51,62],"clock-network":[32,53,64,67,91],"separately,":[34],"which":[35],"limits":[36],"achievable":[37],"reduction.":[39],"This":[40],"paper":[41],"presents":[42],"first":[44],"work":[45],"in":[46],"literature":[48],"perform":[50],"co-synthesis":[54],"pulsed-latch":[56],"designs.":[57],"With":[58],"interplay":[60],"between":[61],"synthesis,":[65],"timing":[70,103,118],"can":[71,111],"be":[72],"optimized":[73],"simultaneously.":[74],"Novel":[75],"progressive":[76],"network":[77],"forces":[78],"are":[79],"introduced":[80],"globally":[82],"guide":[83],"placer":[85],"iterative":[87],"improvements,":[88],"while":[89],"synthesizer":[92],"makes":[93],"use":[94],"of":[95],"updated":[96],"latch":[97],"locations":[98],"optimize":[100],"locally.":[104],"Experimental":[105],"results":[106],"show":[107],"that":[108],"our":[109],"framework":[110],"substantially":[112],"minimize":[113],"improve":[117],"slacks,":[119],"compared":[120],"existing":[122],"flows.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}