{"id":"https://openalex.org/W3141126213","doi":"https://doi.org/10.1109/iccad.2011.6105309","title":"Routability-driven analytical placement for mixed-size circuit designs","display_name":"Routability-driven analytical placement for mixed-size circuit designs","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W3141126213","doi":"https://doi.org/10.1109/iccad.2011.6105309","mag":"3141126213"},"language":"en","primary_location":{"id":"doi:10.1109/iccad.2011.6105309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114202908","display_name":"Meng-Kai Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Meng-Kai Hsu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111703610","display_name":"Sheng Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sheng Chou","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001086483","display_name":"Tzu-Hen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tzu-Hen Lin","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5114202908"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":3.4445,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.93177192,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"80","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7253456711769104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6527309417724609},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.5736912488937378},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4714397192001343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4173865020275116},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4124670624732971},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3785351514816284},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.34016209840774536},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.33074790239334106},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2429271638393402},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.23926687240600586},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13191232085227966}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7253456711769104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6527309417724609},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.5736912488937378},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4714397192001343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4173865020275116},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4124670624732971},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3785351514816284},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.34016209840774536},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.33074790239334106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2429271638393402},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.23926687240600586},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13191232085227966}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccad.2011.6105309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccad.2011.6105309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1996746141","https://openalex.org/W2043643711","https://openalex.org/W2085073472","https://openalex.org/W2096970935","https://openalex.org/W2097189804","https://openalex.org/W2097452558","https://openalex.org/W2114871550","https://openalex.org/W2125831674","https://openalex.org/W2133367791","https://openalex.org/W2135371120","https://openalex.org/W2144642377","https://openalex.org/W2163961680","https://openalex.org/W2167190617","https://openalex.org/W2170957689","https://openalex.org/W2173598676","https://openalex.org/W2178255440","https://openalex.org/W3140720939","https://openalex.org/W4240744150","https://openalex.org/W4247987485","https://openalex.org/W4251609686","https://openalex.org/W6681942916"],"related_works":["https://openalex.org/W2132668926","https://openalex.org/W2547355295","https://openalex.org/W2042759115","https://openalex.org/W2159053194","https://openalex.org/W4318224776","https://openalex.org/W1571681534","https://openalex.org/W1989674257","https://openalex.org/W4205718258","https://openalex.org/W2155675690","https://openalex.org/W1964677779"],"abstract_inverted_index":{"Due":[0],"to":[1,108,135,153],"the":[2,10,57,83,137,161,171,175,185],"significant":[3,21],"mismatch":[4],"between":[5],"existing":[6,44,70],"wirelength":[7],"models":[8],"and":[9,87,147,163,189],"congestion":[11,55,106],"objective":[12],"in":[13],"placement,":[14],"considering":[15],"routability":[16,49,61,73],"during":[17,121],"placement":[18,33,149],"is":[19,40,133],"particularly":[20],"for":[22,35,174],"modern":[23],"circuit":[24,38],"designs.":[25],"In":[26],"this":[27],"paper,":[28],"a":[29,117],"novel":[30,118],"routability-driven":[31],"analytical":[32],"algorithm":[34,59,183],"large-scale":[36],"mixed-size":[37],"designs":[39],"proposed.":[41],"Unlike":[42,95],"most":[43,96],"works":[45,71,98],"which":[46],"usually":[47],"optimize":[48,72,155],"by":[50,116,142],"reallocating":[51],"whitespace":[52],"or":[53,104],"net-based":[54,105],"removal,":[56],"proposed":[58,152,167],"optimizes":[60,113],"from":[62],"three":[63],"major":[64],"aspects:":[65],"(1)":[66],"Pin":[67],"density:":[68],"Most":[69],"based":[74],"on":[75],"net":[76],"distribution,":[77],"while":[78],"our":[79,111,166,182],"work":[80,112],"considers":[81],"both":[82],"density":[84],"of":[85,165],"pins":[86],"their":[88],"routing":[89,114,139,156],"directions;":[90],"(2)":[91],"Routing":[92],"overflow":[93,115,188],"optimization:":[94],"previous":[97],"that":[99],"use":[100],"white":[101],"space":[102],"allocation":[103],"removal":[107],"improve":[109],"routability,":[110],"sigmoid":[119],"function":[120],"global":[122],"placement;":[123],"(3)":[124],"Macro":[125],"porosity":[126],"consideration:":[127],"A":[128],"virtual":[129],"macro":[130],"expansion":[131],"technique":[132],"applied":[134],"consider":[136],"constrained":[138],"resource":[140],"incurred":[141],"big":[143],"macros.":[144],"Routability-driven":[145],"legalization":[146],"detailed":[148],"are":[150],"also":[151],"further":[154],"congestion.":[157],"Experimental":[158],"results":[159],"show":[160],"effectiveness":[162],"efficiency":[164],"algorithm.":[168],"Compared":[169],"with":[170],"participating":[172],"teams":[173],"2011":[176],"ACM":[177],"ISPD":[178],"Routability-Driven":[179],"Placement":[180],"Contest,":[181],"achieves":[184],"best":[186],"average":[187],"routed":[190],"wirelength.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}